## Lab for Physical Design

% setdt syn % setdt icc

2. Use Tcl-scripts to synthesize your design.

Reference for Tcl script: Using Tcl With Synopsys Tools.

Link: http://202.38.80.152/dc\_doc/tclug.pdf

a) Copy and Extract the file /js1/songch/DA\_VLSI/DA\_VLSI\_PD.tgz

to your home directory. Please do look through the following files:

rm\_setup/common.tcl, rm\_setup/dc\_setup.tcl, rm\_setup/ dc\_setup\_filenames.tcl, rm\_dc\_scripts/dc.tcl rm\_setup/ icc\_setup.tcl rm\_setup/Makefile\_zrt

If you cannot under the meaning of the commands, pls. refer to DC /ICC document

"Synthesis Tool Command"

Links: http://202.38.80.152/dc\_doc/syn2.pdf http://202.38.80.152/icc\_doc/icc2.pdf

b) Pls. simply modify the script to synthesize a mips processor in the directory verilog/:

DA\_VLSI\_PD> dc\_shell-t -topographical\_mode -f rm\_dc\_scripts/dc.tcl | tee dc.log

Pls. make sure you have the file for constraining your design, xxxx.constraints.tcl (rm\_setup/dc\_setup\_filenames.tcl: \$DESIGN\_NAME.constraints.tcl)

Pls. check the file dc.log for warning&errors to ensure your design has been well synthesized after you

perform the above command.

You may choose to generate .saif file for switch power optimization or not.

How much is the timing slack?	
How many cells do the design have?	
How much is the power?	

## c) Physical design.

Pls. look through the file **rm\_setup/Makefile\_zrt**,

and check the file **rm\_setup/icc\_setup.tcl** to confirm the following setup.

```
ICC INIT DESIGN INPUT "MW"
```

// the file \$DESIGN\_NAME.mapped.ddc/.sdc, etc., obtained in Synthesis stage would be the inputs to the physical design (back-end design)

```
ICC_FLOORPLAN_INPUT "CREATE"
```

a). Run the following command to start your back-end design


```
DA_VLSI_PD> make init_design_icc -f rm_setup/Makefile_zrt
```

Pls. use 'ls -l' to view dirs generated in your current directory, and check the log file for errors or warnings.

Tips: If you want to redo this step, please execute the command

"make -f rm\_setup/Makefile\_zrt clean" first, or just remove the file 'init\_design\_icc', and run again the above command.

Some intermediate cells created during the physical design procedure.




View the file rm\_setup/Makefile\_zrt,


~% make ic will generate a cell with everything done. (**sign\_off\_drc** is the final step, metal\_fill\_icc is the final cell)

To check error, you can do step by step, for example,

~% make init\_design\_icc will get your design data ready.

	Execute the script file: icc_scripts/init_design_icc.tci
	~% make place_opt_icc will generate a cell with standard cell placement done
	Execute the script file: icc_scripts/place_opt_icc.tcl
	~% make route_icc will generate a cell with routing done
	Execute the script file: icc_scripts/route_icc.tcl
	[Check the directory log_zrt/ for log files in every stage, warning and errors. If there are some errors,
gene	rally, you have to check and correct the setup files/scripts, and run the command again.]
	After you "make ic", please check the timing reports.
	If everything goes well, you can invoke icc_shell and view the layout.
	~%icc_shell
	icc_shell> source icc_setup.tcl
	icc_shell> open_mw_lib
exerc	cise, the directory with a suffix _LIB is generally a directory for Milkway library.
	icc_shell> open_mw_cel cell_name // you can open any cells you created before.
	icc_shell>start_gui // in the gui, you can try something.
	Hints:
	You can also invoke icc_shell in gui mode, by "icc_shell -gui"
	icc_shell> source icc_setup.tcl
	File->Open Library [The libraries are highlighted and end with _LIB]
	http://staff.ustc.edu.cn/~songch/da-ug.htm -> IC Compiler Documents, for documents of IC compiler:
Com	mand manuals, and error messages, etc.
	Or, Use "help command_name" to view the usage of the commands and "man command_name" to view
the d	etailed explanation of the commands.
	How much is the timing slack?
	How many cells do the design have?
	How much is the power?






3. (Optional)

4. Open the cell saved just after the clock routing stage and view the clock tree and found how many **clock buffers** are used in the design, and how much is the **clock skew, clock propagation delay**?

File->Open Design -> clock\_opt\_route\_icc

// The cell saved during layout just after the clock routing



icc\_shell> report\_clock\_timing -type skew // view the maximum clock skew, for more information see the manual of 'report\_clock\_timing'.

5. Check the timing report and simply summarize the timing change as the physical design goes on.

xxxx.timing.rpt

xxxx.max.tim

xxxx.min.tim

6. Simulate and synthesize Signal Controller (No response to technical questions)

\*Module is in sig\_control.v