数字集成电路设计实验——第五次实验

信息科学技术学院 胜名:胡睿 PB17061124

实验报告 评分:

__<u>信 院_</u>系__17_级 姓名___胡 睿____ 日期___2021-01-13____NO.____

【实验题目】乘法器设计与实现

【设计要求】

设计一个 32 位乘法器,端口定义如下:

输入信号 clk 时钟,上升沿触发

输入信号 rst 同步复位,高有效

输入信号 a 宽度 32, 乘数

输入信号 b 宽度 32, 乘数

输出信号 c 宽度 64, 乘积

乘数输入 a,b 和乘积输出 c 都是寄存器暂存的。在每个时钟周期的上升沿,输入信号 a,b 被采样存入寄存器,利用随后的一个时钟周期完成运算,在下一个上升沿,乘积存入寄存器 c 中,并输出。

复位信号有效时,输出为0。

【目录结构】

/bks2/Chenglin_Stu2019/PB17061124/vlsi/multiplier_design_database_45nm

captable	寄生参数模型
constraints	设计约束, SDC 文件
Equivalence_checking	等价性检查运行目录
gate_level_simulation	门级仿真运行目录
lef	物理模型, LEF 文件
lib	时序模型,LIB 文件
physical_design	物理设计运行目录
QRC_Tech	QRC 工艺文件
rtl	RTL 级代码, Verilog 文件
simulation	代码仿真运行目录
STA	静态时序分析运行目录

<u>实 验 报 告</u> 评分:

<u>信院</u>系<u>17</u>级 姓名<u>胡睿</u> 日期<u>2021-01-13</u> NO.___

synthesis

逻辑综合运行目录

【实验代码】


```
1.
    `timescale 1ns/10ps
2.
   module multiplier(clk,rst,a,b,c);
3.
        input clk;
4.
5.
        input rst;
6.
        input [31:0] a;
        input [31:0] b;
7.
        reg [31:0] a_reg;
8.
9.
        reg [31:0] b_reg;
10.
        output reg [63:0] c;
11.
12. always@(posedge clk)
13.
        begin
            if(rst)
14.
15.
                c=0;
16.
            else
17.
            begin
18.
                 a_reg<=a;
19.
                b_reg<=b;</pre>
20.
                 c=a_reg*b_reg;
21.
            end
22.
        end
23.
24. endmodule
```

【代码仿真】

- 一、图形模式运行仿真
 - \$ setdt incisive
 - \$ cd multiplier_design_database_45nm/simulation
 - \$ irun multiplier.v multiplier.v -access +rwc gui

实验报告 评分:

<u>信院</u>系<u>17</u>级 姓名<u>胡睿</u> 日期<u>2021-01-13</u> NO.___



使用计算器对波形结果进行验证:

计算器				
≡ 程序	员			
			E7C3B6C	× 3CED2B79 =
		3728	9664 2C	D9 2CD7
HEX 3728 9	9664 2CD9 2CD7			
DEC 3,974,	592,028,147,789,015			
OCT 334 50	04 546 205 466 226 327			
BIN 0011 0	0111 0010 1000 1001 01	10 0110 0100 0010 11	00 1101 1001 0010	1100 1101 0111
iii.		QWORD		MS
D 按位 ∨	% 位移位 ~			
Α	<<	>>	CE	⋈
В	()	%	*
С	7	8	9	×
D	4	5	6	<u> </u>
			3	+
E	1	2	5	- T

二、批处理模式运行仿真

\$ irun -clean

\$ rm - rf irun.* waves.shm

\$ irun counter.v counter_test.v -access +rwc

<u>信院</u>系<u>17</u>级 姓名<u>胡睿</u> 日期<u>2021-01-13</u> NO.___

```
ncsum> exit
[PB170611244emgt simulation]$ ls

INCA 1106 cleanup dirs irun.history irun.log multiplier.v multiplier_test.v

[PB17061124/amdn simulation]$ []
```

三、逻辑综合


\$ cd counter_design_database_45nm/synthesis

\$ setdt genus

@genus > gui_show

实验报告

___信 院__系__17__级 姓名____ 胡 睿 ____ 日期____2021-01-13 ___ NO.___



<pre>@genus:root: 13> report_timing Warning : Possible timing problems have been detected in this of : The design is 'multiplier'. : Use 'report timing -lint' for more information.</pre>		. [TIM-	11]	
Generated by: Genus(TM) Synthesis Solution 18.10-pc Generated on: Jan 13 2021 11:25:02 pm Module: multiplier Operating conditions: PVT_OP9V_125C (balanced_tree) Wireload mode: enclosed Area mode: timing library	903_1			
Path 1: MET (2 ps) Setup Check with Pin c_reg[63]/CK->D Group: clk Startpoint: (R) b_reg_reg[8]/CK Clock: (R) clk Endpoint: (R) c_reg[63]/D Clock: (R) clk				
Capture Launch				
Clock Edge:+ 10000 0 Src Latency:+ 0 0 Net Latency:+ 0 (I) 0 (I) Arrival:= 10000 0				
Src Latency:+ 0 0				
Net Latency:+ 0 (1) 0 (1)				
Setup:- 96 Uncertainty:- 10 Required Time:= 9894 Launch Clock:- 0 Data Path:- 9891				
Stdck:= 2				
# # Timing Point Flags Arc Edge Cell Fanou	ıt l 03/	Trans	Delay	Arrival In
stance	at Luai	ı II alis	Detay	Allivat ili
#	(fF	(ps)	(ps)	(ps) Lo
cation #				
b_reg_reg[8]/CK R (arrival) 12	28	- 100		0
(-,-) b_reg_reg[8]/Q - CK->Q R SDFFQX1 :	36 7.8	3 172	308	308
(-,-) mul_20_11_g23285/Y - A->Y F INVX1 4 (-,-)	41 9.2	2 266	237	544
g23547/Y - A1->Y F 0A22X1	2 0.9	9 46	277	822
(-,-) mul_20_11_g22725/Y - A->Y R NOR2X2 :	30 10.6	5 259	186	1008
(-,-) mul_20_11_g22705/Y - A->Y F INVX1	5 2.0	9 105	192	1200
(-,-) mul_20_11_g22464/Y - A1->Y R OAI22X1	1 0.2	2 84	106	1306
(-,-) g23533/Y - B0->Y F A0I2BB1XL	1 0.4	4 52	87	1393

<u>实验报告</u> ※

<u>信 院</u> 系 17 级 姓名 胡 睿 日期 2021-01-13 NO.

report_timing 命令运行结果中的部分数据

Critical Path	Value
Group	clk
Start Point	b_reg_reg[8]/CK
End Point	c_reg[63]/D
Clock Edge (ps)	capture+10000 launch0
Require Time (ps)	9894
Data Path Delay (ps)	9891
Slack (ps)	2

@genus:root: 14> report_power

Generated by: Genus(TM) Synthesis Solution 18.10-p003_1

Generated on: Jan 13 2021 11:36:25 pm

Module: multiplier

Operating conditions: PVT_0P9V_125C (balanced_tree)

Wireload mode: enclosed
Area mode: timing library

· ·

Leakage Dynamic Total
Instance Cells Power(nW) Power(nW) Power(nW)

multiplier 2302 122.063 559212.846 559334.909

@genus:root: 15>

report power 命令运行结果中的部分数据

Item	Value
Instance	multiplier
Cells	2302
Leakage Power (nW)	122.063
Dynamic Power (nW)	559212.846
Total Power (nW)	559334.909

实验报告 评分:

___信 院__系__17__级 姓名____胡 睿 _____ 日期____2021-01-13 ____ NO._____

```
@genus:root: 15> report_qor
 Generated by:
                        Genus(TM) Synthesis Solution 18.10-p003_1
                        Jan 13 2021 11:39:53 pm
 Generated on:
 Module:
                        multiplier
                        PVT_0P9V_125C (balanced_tree) enclosed
 Operating conditions:
 Wireload mode:
 Area mode:
                        timing library
Timing
Clock Period
clk 10000.0
 Cost Critical
                       Violating
 Group Path Slack TNS Paths
clk 2.4 0.0 0
default No paths 0.0
                  0.0
Total
Instance Count
Leaf Instance Count
                             2302
Physical Instance count
                              0
                              128
Sequential Instance Count
Combinational Instance Count
                             2174
Hierarchical Instance Count
                                0
Area
----
Cell Area
                                6119.064
Physical Cell Area
                                0.000
Total Cell Area (Cell+Physical)
                                6119.064
                                0.000
Net Area
Total Area (Cell+Physical+Net)
                                6119.064
Max Fanout
                                128 (clk)
Min Fanout
                                1 (c[0])
Average Fanout
                                2.7
                                3.6658
Terms to net ratio
                                4.2215
Terms to instance ratio
Runtime
                                75.572517 seconds
Elapsed Runtime
                                1208 seconds
Genus peak memory usage
                                795.84
                                no_value
c01n09
Innovus peak memory usage
Hostname
@genus:root: 16>
```

report gor 命令运行结果中的部分数据

Item	Value	
Clock Period (ps)	10000.0	
Critical Path Slack (ps)	2.4	
Total Negative Slack (TNS) (ps)	0.0	

实验报告 评分

<u>信院</u>系 17 级 姓名 胡 睿 日期 2021-01-13 NO.

Sequential Instance Count	128
Combinational Instance Count	2174
Total Area (um²)	6119.064
Max Fanout	128(clk)
Min Fanout	1(c[0])
Average Fanout	2.7

逻辑综合脚本:

- set_db init_lib_search_path ../lib/
- 2. set_db init_hdl_search_path ../rtl/
- 3. read_libs slow_vdd1v0_basicCells.lib

4.

- 5. read_hdl counter.v
- 6. elaborate
- 7. read_sdc ../constraints/constraints_top.sdc

8.

- 9. set_db syn_generic_effort medium
- 10. set_db syn_map_effort medium
- 11. set_db syn_opt_effort medium

12.

- 13. syn_generic
- 14. syn_map
- 15. syn_opt

16.

- 17. write_hdl > multiplier_netlist.v
- 18. write_sdc > multiplier_sdc.sdc
- 19. write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge setuphold split > delays.sdf

扫描插入脚本:

- set_db init_lib_search_path ../lib/
- 2. set_db init_hdl_search_path ../rtl/
- 3. read_libs slow_vdd1v0_basicCells.lib
- read_hdl multiplier.v
- 5. elaborate
- 6. read_sdc ../constraints/constraints_top.sdc

7.

<u>实 验 报 告</u> 🖟

<u>信 院</u>系 17 级 姓名 胡 睿 日期 2021-01-13 NO.

- 8. set_db dft_scan_style muxed_scan
- 9. set db dft prefix dft
- 10. define_shift_enable -name SE -active high -create_port SE
- 11. check dft rules
- 12.
- 13. set_db syn_generic_effort medium
- 14. syn_generic
- 15. set_db syn_map_effort medium
- 16. syn_map
- 17. set_db syn_opt_effort medium
- 18. syn opt
- 19.
- 20. check_dft_rules
- 21. set_db design:multiplier .dft_min_number_of_scan_chains 1
- 22. define_scan_chain -name top_chain -sdi scan_in -sdo scan_out create_ports
- 23.
- 24. connect_scan_chains -auto_create_chains
- 25. syn_opt -incr
- 26.
- 27. report_scan_chains
- 28. write_dft_atpg -library ../lib/slow_vdd1v0_basiccells.v
- 29. write_hdl > multiplier_netlist_dft.v
- 30. write_sdc > multiplier_sdc_dft.sdc
- 31. write_sdf -nonegchecks -edges check_edge -timescale ns -recrem split setuphold split > dft_delays.sdf
- 32. write_scandef > multiplier_scanDEF.scandef

四、等价性检查

等价性检查脚本:

- set log file counter_lec.log -replace
- read library ../lib/slow_vdd1v0_basiccells.v -verilog -both
- 3. read design ../rtl/counter.v -verilog -golden
- 4. read design ../synthesis/counter_netlist_dft.v -verilog -revised
- 5. add pin constraints 0 SE -revised
- 6. add ignored inputs scan_in -revised
- 7. add ignored outputs scan out -revised
- 8. set system mode lec
- 9. add compare point -all

<u>实 验 报 告</u> ₩

<u>信 院 系 17 级 姓名 胡 睿</u> 日期<u>2021-01-13</u> NO.____

10. compare

set system mode lec 命令运行结果

Mapped points: S	YSTEM class			
Mapped points	PI	PO	DFF	Total
Golden	66	64	128	258
Revised	66	64	128	258

compare 命令运行结果

Compared points	PO	DFF	Total
Equivalent	64	76	140
Abort	0	52	52

report verification 命令运行结果


Verification Report		
Category	Count	
1. Non-standard modeling options used:	0	
2. Incomplete verification:	1	
3. User modification to design:	0	
4. Conformal Constraint Designer clock domain	0	
crossing checks recommended:		
5. Design ambiguity:	0	
6. Compare Results:	ABORT	

五、物理设计与时序调试

Timing Debug:

实 验 报 告 评分:


<u>信 院 系 17 级 姓名 胡 睿 日期 2021-01-13 NO.</u>



面积信息:

Area	
 Cell Area Physical Cell Area Total Cell Area (Cell+Physical) Net Area	6337.260 0.000 6337.260 0.000
Total Area (Cell+Physical+Net)	6337.260

新的版图:



电路图:

<u>实 验 报 告</u> 评分:

___信 院__系__17__级 姓名____ 胡 睿_____ 日期____2021-01-13____ NO.____

