Lab for Physical Design

% setdt	syn
% setdt	icc

2. Use Tcl-scripts to synthesize your design.

Reference for Tcl script: Using Tcl With Synopsys Tools.

Link: http://202.38.80.152/dc doc/tclug.pdf

a) Copy and Extract the file /js1/songch/DA VLSI/DA VLSI PD.tgz

to your home directory. Please do look through the following files:

```
rm_setup/common.tcl,
rm_setup/dc_setup.tcl, rm_setup/
dc_setup_filenames.tcl,
rm_dc_scripts/dc.tcl rm_setup/
icc_setup.tcl
rm_setup/Makefile_zrt
```

If you cannot under the meaning of the commands, pls. refer to DC /ICC document

"Synthesis Tool Command"

Links: http://202.38.80.152/dc doc/syn2.pdf http://202.38.80.152/icc doc/icc2.pdf

b) Pls. simply modify the script to synthesize a RISC-V processor(picorv32) in the directory verilog/:

```
DA_VLSI_PD> dc_shell-t -topographical_mode -f rm_dc_scripts/dc.tcl | tee dc.log Pls. make sure you have the file for constraining your design, xxxx.constraints.tcl (rm_setup/dc_setup_filenames.tcl: $DESIGN_NAME.constraints.tcl)
```

Pls. check the file dc.log for warning&errors to ensure your design has been well synthesized after you perform the above command.

You may choose to generate .saif file for switch power optimization or not.

How much is the timing slack?	
How many cells do the design have?	
How much is the power?	

c) Physical design.

Pls. look through the file rm_setup/Makefile_zrt,

and check the file **rm** setup/icc setup.tcl to confirm the following setup.

ICC INIT DESIGN INPUT "DDC"

// the file \$DESIGN_NAME.mapped.ddc/.sdc, etc., obtained in Synthesis stage would be the inputs to the physical design (back-end design)

ICC FLOORPLAN INPUT "CREATE"

a). Run the following command to start your back-end design


DA VLSI PD> make init design icc -f rm setup/Makefile zrt

Pls. use 'ls -l' to view dirs generated in your current directory, and check the log file for errors or warnings.

Tips: If you want to redo this step, please execute the command

"make -f rm_setup/Makefile_zrt clean" first, or just remove the file 'init_design_icc', and run again the above command.

Some intermediate cells created during the physical design procedure.




View the file rm_setup/Makefile_zrt,


~%make ic will generate a cell with everything done. (**sign_off_drc** is the final step, metal_fill_icc is the final cell)

To check error, you can do step by step, for example,

~%make init design icc will get your design data ready.

Execute the script file: icc scripts/init design icc.tcl ~%make place opt icc will generate a cell with standard cell placement done Execute the script file: icc scripts/place opt icc.tcl ~%make route icc will generate a cell with routing done Execute the script file: icc scripts/route icc.tcl [Check the directory log zrt/ for log files in every stage, warning and errors. If there are some errors, generally, you have to check and correct the setup files/scripts, and run the command again.] After you "make ic", please check the timing reports. If everything goes well, you can invoke icc shell and view the layout. ~%icc shell icc shell> source ./rm setup/icc setup.tcl icc shell> open mw lib library name // open the milkway library, which is used to store layout. In this exercise, the directory with a suffix LIB is generally a directory for Milkway library. icc shell> open mw cel cell name // you can open any cells you created before. icc shell>start gui // in the gui, you can try something. Hints: You can also invoke icc shell in gui mode, by "icc shell -gui" icc shell> source ./rm setup/icc setup.tcl File->Open Library [The libraries are highlighted and end with LIB] http://staff.ustc.edu.cn/~songch/da-ug.htm -> IC Compiler Documents, for documents of IC compiler: Command manuals, and error messages, etc. Or, Use "help command name" to view the usage of the commands and "man command name" to view the detailed explanation of the commands. How much is the timing slack? How many cells do the design have? How much is the power?






3. (Optionar)

DA_VLSI_PD> make -f rm_setup/Makefile_zrt dp # For Flat Floorplanning.

4. Open the cell saved just after the clock routing stage and view the clock tree and found how many **clock buffers** are used in the design, and how much is the **clock skew**, **clock propagation delay**?

File->Open Design -> clock_opt_route_icc

// The cell saved during layout just after the clock routing



icc_shell> report_clock_timing -type skew // view the maximum clock skew, for more information see the manual of 'report_clock_timing'.

5. Check the timing report and simply summarize the timing change as the physical design goes on.

xxxx.timing.rpt

xxxx.max.tim

xxxx.min.tim

6. Simulate and synthesize Signal Controller (No response to technical questions)

*Module is in sig control.v