# Verilog Operators Part-II

Feb-9-2014

# SystemVerilog Migration



Verilog
Tutorial
Examples
Questions
Tools
Books
Links
FAQ





### Reduction Operators

Operator	<b>Description</b>
&	and
~&	nand
1	or
~	nor
٨	xor
^~ or ~^	xnor

- Reduction operators are unary.
- They perform a bit-wise operation on a single operand to produce a single bit result.
- Reduction unary NAND and NOR operators operate as AND and OR respectively, but with their outputs negated.
  - Unknown bits are treated as described before.

# Example

```
1 module reduction_operators();
     3 initial begin
                         // Bit Wise AND reduction
                          $display (" & 4'b1001 = %b", (& 4'b1001));
                          $\display (" & 4'bx111 = \%b", (& 4'bx111));
                          display (" & 4'bz111 = %b", (& 4'bz111));
     7
                         // Bit Wise NAND reduction
                          $\display (" \times 4'b1001 = \%b", (\times 4'b1001));
                          $\display (" \times 4 \display 001 = \%b", (\times 4 \display 6 4' \bx001));
10
                          \frac{\text{display}}{\text{display}} (" \sim & 4'bz001 = %b", (\sim & 4'bz001));
11
                         // Bit Wise OR reduction
12
                          $display (" | 4'b1001 = %b", (| 4'b1001));
13
                         $display (" | 4'bx000 = %b", (| 4'bx000));
14
                          \frac{\text{display}}{\text{display}} = \frac{\text{d'bz000}}{\text{d'bz000}} = \frac{\text{b''}}{\text{d'bz000}} = \frac{\text{d'bz000}}{\text{d'bz000}}
15
16
                         // Bit Wise NOR reduction
                          $\display (" \sim | 4'b1001 = \%b", (\sim | 4'b1001));
17
                           \frac{\text{display}}{\text{display}} = \frac{4b\times001}{\text{display}} = 
18
                          $\display (" \sim | 4'bz001 = \%b", (\sim | 4'bz001));
19
```

```
// Bit Wise XOR reduction
20
                                         $display (" ^ 4'b1001 = %b", (^ 4'b1001));
21
                                       $display (" ^4 4'bx001 = %b", (^4 4'bx001));
22
                                         \frac{\text{display}}{\text{display}} = \frac{\text{d'bz001}}{\text{d'bz001}} = \frac{\text{b''}}{\text{d'bz001}} = \frac{\text{d'bz001}}{\text{d'bz001}} = \frac{\text{
23
                                       // Bit Wise XNOR
24
                                         $\display (" \( \sime \)^4 \display (5001 = \%b", (\( \sime \)^4 \display (51001));
25
                                       $display (" \sim^ 4'bx001 = %b", (\sim^ 4'bx001));
26
                                         $\display (" \sim 4'bz001 = \%b", (\sim 4'bz001));
27
28
                                          #10 $finish;
29 end
30
31 endmodule
```

You could download file reduction operators.v here

```
\& 4'b1001 = 0
\& 4'bx111 = x
\& 4'bz111 = x
~& 4'b1001 = 1
\sim 4'bx001 = 1
\sim 4'bz001 = 1
| 4'b1001 = 1
 4'bx000 = x
| 4'bz000 = x
~| 4'b1001 = 0
\sim 4'bx001 = 0
\sim 4'bz001 = 0
^ 4'b1001 = 0
^{4}bx001 = x
^{4}bz001 = x
~^ 4'b1001 = 1
\sim^ 4'bx001 = x
\sim^ 4'bz001 = x
```

# Shift Operators

# Operator Description << left shift >> right shift

- The left operand is shifted by the number of bit positions given by the right operand.
- The vacated bit positions are filled with zeroes.

# Example

```
$\display (" 4'b10x1 >> 1 = \%b", (4'b10x1 >> 1));
 10
       \frac{\text{$display}}{\text{$display}} (\text{$"4'b10z1} >> 1 = \%b", (4'b10z1 >> 1));
 11
       #10 $finish:
 12
 13 end
 14
 15 endmodule
You could download file shift operators.v here
 4'b1001 << 1 = 0010
 4'b10x1 << 1 = 0x10
 4'b10z1 << 1 = 0z10
 4'b1001 >> 1 = 0100
 4'b10x1 >> 1 = 010x
 4'b10z1 >> 1 = 010z
```

#### Concatenation Operator

- Concatenations are expressed using the brace characters {
   and }, with commas separating the expressions within.
  - Example: + {a, b[3:0], c, 4'b1001} // if a and c are 8-bit numbers, the results has 24 bits
- Unsized constant numbers are not allowed in concatenations.

# 💠 Example

```
1 module concatenation_operator();
2
3 initial begin
4  // concatenation
5 $display (" {4'b1001,4'b10x1} = %b", {4'b1001,4'b10x1});
6 #10 $finish;
7 end
8
9 endmodule

You could download file concatenation_operator.v here
{4'b1001,4'b10x1} = 100110x1
```

# Replication Operator

Replication operator is used to replicate a group of bits n times. Say you have a 4 bit variable and you want to replicate it 4 times to get a 16 bit variable: then we can use the replication operator.

```
Operator Description
{n{m}} Replicate value m, n times
```

- Repetition multipliers (must be constants) can be used:
  - {3{a}} // this is equivalent to {a, a, a}
- Nested concatenations and replication operator are possible:
  - {b, {3{c, d}}} // this is equivalent to {b, c, d, c, d, c, d}

# 🗞 Example

```
1 module replication_operator();
  3 initial begin
     // replication
                                 = %b", {4{4'b1001}});
     $display (" {4{4'b1001}}
     // replication and concatenation
      display ("{4{4'b1001,1'bz}} = %b", {4{4'b1001,1'bz}});
      #10 $finish;
  8
 9 end
 10
 11 endmodule
You could download file replication operator.v here
{4{4'b1001}
            = 1001100110011001
 \{4\{4'b1001,1'bz\} = 1001z1001z1001z1001z
```

#### Conditional Operators

- The conditional operator has the following C-like format:
   cond expr? true expr: false expr
- The true\_expr or the false\_expr is evaluated and used as a result depending on what cond\_expr evaluates to (true or false).

# Example

```
1 module conditional operator();
3 Wire out;
4 reg enable, data;
5 // Tri state buffer
6 assign out = (enable) ? data: 1'bz;
8 initial begin
    $display ("time\t enable data out");
    $monitor ("%g\t %b %b",$time,enable,data,out);
10
    enable = 0;
11
12
    data = 0:
    #1 data = 1;
13
    #1 data = 0;
14
    #1 enable = 1;
15
    #1 data = 1;
16
17
    #1 data = 0;
    #1 enable = 0;
18
    #10 $finish;
19
20 end
22 endmodule
```

You could download file conditional\_operator.v here

time enabl		able data o	ut	
0	0	0	Z	
1	0	1	Z	
2	0	0	Z	
3	1	0	0	
4	1	1	1	
5	1	0	0	
6	0	0	Z	

#### Operator Precedence

### **Operator** Symbols

Unary, Multiply, Divide, !, ~, \*, /, % Modulus

Add, Subtract, Shift +, -, <<, >>

Relation, Equality <,>,<=,>=,!=,!==

Reduction &, !&,^,^~,|,~|

Logic &&, || Conditional ?:









Copyright © 1998-2014

Deepak Kumar Tala - All rights reserved

Do you have any Comment? mail me at:deepak@asic-world.com