




II SEMESTER EXAMINATION, 2022 – 23
I Year–B. Tech.
BASIC ELECTRONICS ENGINEERING

Duration: 3:00 hrs

Max Marks: 100

Note: - Attempt all questions. All Questions carry equal marks. In case of any ambiguity or missing data, the same may be assumed and state the assumption made in the answer.

Q 1.	<p>Answer any four parts of the following.</p> <p>a) Calculate the electrons and hole concentrations in an N-type semiconductor with a 10^{17}cm^{-3} doping concentration.</p> <p>b) Explain the working of Tunnel diode with suitable energy band diagram and I-V characteristics.</p> <p>c) Why is the biasing done in amplifier circuits?</p> <p>d) Explain the Zener and Avalanche breakdown mechanism with the help of suitable diagram?</p> <p>e) For an n-channel JFET, $V_P = -5\text{V}$, $I_{DSS} = 8\text{mA}$, and $V_{GS} = -2.5\text{V}$. Determine (i) I_D (ii) and (iii) gm.</p> <p>f) Find the binary equivalent of $(17\text{E.F6})_{16}$ and the hex equivalent of $(1011001110.011011101)_2$.</p>	5x4=20
Q 2.	<p>Answer any four parts of the following.</p> <p>a) In the following figure, initially, the Ge diode is forward-biased. Suddenly, the Ge diode connection direction is reversed. Find the change in output voltage (V_o). (Assume: Cut-in voltage of the Ge and Si diodes is 0.3V and 0.7V, respectively, and the breakdown voltage of the Ge diode is very high).</p> <div data-bbox="600 1239 1023 1449" data-label="Diagram"> </div> <p style="text-align: center;">Fig.1.</p> <p>b) Consider silicon at $T = 300\text{K}$ doped with arsenic atoms at a concentration of $N_d = 8 \times 10^{15}\text{cm}^{-3}$. Assume mobility values of $\mu_n = 1350\text{cm}^2/\text{V-s}$ and $\mu_p = 480\text{cm}^2/\text{V-s}$. Calculate the conductivity of the semiconductor material.</p> <p>c) Plot the I/V characteristic of the circuit shown in Fig.2. Assume the cut-in voltage of diode D1 is 0.7V.</p> <div data-bbox="633 1701 893 1890" data-label="Diagram"> </div> <p style="text-align: center;">Fig.2.</p> <p>d) An npn transistor is biased in the forward-active mode. The base current is $I_B = 5.0\mu\text{A}$ and the collector current is $I_C = 0.62\text{mA}$. Determine I_E, β, and α.</p> <p>e) Explain the working of n-channel enhancement -type MOSFETs.</p>	5x4=20

	f) Write the ideal characteristics of an Op-Amp.	
Q 3.	<p>Answer any two parts of the following.</p> <p>a) Explain the operation of Full wave bridge rectifier with neat and clean diagram. Also derive expression of the Ripple Factor for this rectifier. Mention the Advantages of bridge rectifier over centre tapped rectifier.</p> <p>b) For the Zener diode network of Fig. 3, determine V_L, V_R, I_Z, and power dissipated by the Zener diode (P_Z)</p>  <p style="text-align: center;">Fig.3.</p> <p>c) Draw the common base circuit and sketch the input and output characteristics curves. Also explain different operating regions by indicating them on characteristic curves.</p>	10x2= 20
Q 4.	<p>Answer any two parts of the following.</p> <p>a) Derive the expressions of voltage gain, input impedance, output impedance of an n-channel JFET based common source amplifier.</p> <p>b) Describe the construction and principle of operation of n-channel JFETs and draw the input and output Characteristic curves for device.</p> <p>c) For the CG amplifier circuit shown in Fig.4, calculate R_i, A, and R_o. The FET has $g_m = 0.0025$ mhos, $r_{ds} = 50$ kΩ, $R_L = 4$ kΩ and $R_s = 1$ kΩ.</p>  <p style="text-align: center;">Fig.4 : AC circuit of CG amplifier</p>	10x2= 20
Q 5.	<p>Answer any two parts of the following.</p> <p>a) Find the output voltage of non-inverting summer shown in Fig-4. Assume $R_a = R_b = R_c = R$</p>  <p style="text-align: center;">Fig.4</p> <p>b) Draw the circuit of CE amplifier, including biasing network. Obtain its ac circuit. Draw the ac circuit replacing the transistor by its low-frequency h-parameter model. Derive expressions for Current gain (A_I), Input resistance (R_i), Voltage gain (A_V), Overall voltage gain (A_{V_S}) and Output impedance (R_o).</p> <p>c) (i) Reduce the Boolean expression $Y = \overline{A}\overline{B}\overline{C} + \overline{A}BC + A\overline{B}\overline{C} + ABC$ using Boolean laws. (ii) For the fig.5, derive the Boolean expression of Y.</p>	10x2= 20




Fig.5
