```
-- D-FlipFlip
  entity FF is
 4
   port(D: in bit;
 5
 6
       Q: out bit;
         CLK: in bit);
7
   end FF;
8
   architecture behv of FF is
10
  begin
11
    process(CLK)
12
   begin
13
    if CLK = '1' then
14
       Q \leq D;
15
     end if;
16
    end process;
17
   end behv;
18
19
20
   -- CRC encoder --
21
   _____
22
   entity CRC6TX is
23
   port(Z: in bit;
24
          V: out bit;
25
          CLK: in bit);
26
   end CRC6TX;
27
28
   architecture behv of CRC6TX is
29
30
31 component FF
   port(D: in bit;
32
         Q: out bit; CLK: in bit);
33
34
   end component;
35
36
   signal H: bit vector(5 downto 0);
37
   signal K: bit_vector(5 downto 0);
38
39
40
   begin
41
   D0:FF port map (Z, H(0), CLK);
42
   D1:FF port map (H(0), H(1), CLK);
43
   K(2) \le Z XOR H(1);
   D2:FF port map (K(2), H(2), CLK);
45
   K(3) \stackrel{-}{\leq} Z XOR H(2);
   D3:FF port map (K(3), H(3), CLK);
   D4:FF port map (H(3), H(4), CLK);
   K(5) \le Z XOR H(4);
   D5:FF port map (K(5), H(5), CLK);
52 V \le Z XOR H(5);
53
54 end behv;
```