```
-- D-FlipFlip --
 4 entity FF is
   port(D: in bit;
 5
        Q: out bit;
 6
7
         CLK: in bit);
   end FF;
8
   architecture behv of FF is
10
11
  begin
    process(CLK)
12
    begin
13
     if CLK = '1' then
14
       Q \leq D;
15
      end if;
16
    end process;
17
18
   end behv;
19
20
   -- CRC decoder --
21
   _____
22
   entity CRC6RX is
23
    port(ZOUT: out bit;
24
          V: in bit;
25
          CLK: in bit;
26
         ERROR: out bit);
27
  end CRC6RX;
28
29
   architecture behv of CRC6RX is
30
31
32
   component FF
   port(D: in bit;
   Q: out bit;
33
34
         CLK: in bit);
35
   end component;
36
37
   signal H: bit vector(5 downto 0);
38
39
   signal K: bit vector(5 downto 0);
40
   signal Z: bit;
41
   begin
42
43
   K(0) \le Z XOR V;
44
   D0:FF port map (K(0), H(0), CLK);
45
   D1:FF port map (H(0), H(1), CLK);
   K(2) \leq Z XOR H(1);
47
   D2:FF port map (K(2), H(2), CLK);
   K(3) \le Z XOR H(2);
   D3:FF port map (K(3), H(3), CLK);
   D4:FF port map (H(3), H(4), CLK);
   K(5) \le Z XOR H(4);
   D5:FF port map (K(5), H(5), CLK);
53
54
   Z \le H(5);
55
   ERROR \leftarrow H(0) OR H(1) OR H(2) OR H(3) OR H(4) OR H(5);
58
   end behv;
```