```
_{1}\parallel
   -- D-FlipFlip
   _____
   entity FF is
 4
   port(D:
 5
               in bit;
        Q: out bit;
 6
7
         CLK: in bit);
8
   end FF;
10
   architecture behv of FF is
  begin
11
    process(CLK)
12
    begin
13
     if CLK'event and CLK = '1' then
14
          Q \leq D;
15
16
      end if;
    end process;
17
   end behv;
18
19
20
   -- CRC decoder --
21
   _____
22
   entity RANDOM_6BIT is
23
    port(V: in bit;
24
          CLK: in bit;
25
          RAND: out bit_vector(5 downto 0));
26
   end RANDOM 6BIT;
27
28
   architecture behv of RANDOM_6BIT is
29
30
  component FF
31
32
   port(D:
               in bit;
33
          Q:
              out bit;
         CLK: in bit);
34
   end component;
35
36
   signal D: bit vector(5 downto 0);
37
   signal Q: bit vector(5 downto 0);
39
   signal Z: bit;
40
41
   begin
   D(0) \le Z XOR V;
42
   D0:FF port map (D(0), Q(0), CLK);
43
   d(1) \le Q(0);
   D1:FF port map (D(1), Q(1), CLK);
45
   D(2) \stackrel{-}{\leq} Z XOR Q(1);
   D2:FF port map (D(2), Q(2), CLK);
47
   D(3) \le Z XOR Q(2);
48
   D3:FF port map (D(3), Q(3), CLK);
49
   D(4) \le Q(3);
   D4:FF port map (D(4), Q(4), CLK);
   D(5) \le Z XOR Q(4);
   D5:FF port map (D(5), Q(5), CLK);
53
54
   Z \le Q(5);
55
56 RAND <= D;
57
   end behv;
58
59
   -- 7-Bit counter
60
61
62
   library ieee;
63
   use ieee.std_logic_1164.all; -- Beschreibung der std_logic Datentypen
64
   use ieee.std_logic_unsigned.all; -- Konvertierungsfunktionen std_logic
65
66
67
   entity RANDOM_CT is
    port(RESET: in bit;
    CLK: in bit;
68
69
```

```
70
           CNT: out bit_vector (6 downto 0));
71
    end RANDOM_CT;
72
    architecture counter of RANDOM_CT is
73
74
    signal CNT_INT: std_logic_vector (6 downto 0);
75
76
77
    begin
78
      process(CLK, RESET)
79
      begin
80
        if (CLK'event and CLK='0') then
          if (RESET = '1') then
81
            CNT_INT <= "0000001";
82
83
            CNT INT <= CNT INT + 1;
84
85
          end if;
        end if;
86
      end process;
87
    CNT <= to bitvector(CNT INT);</pre>
88
89
    end counter;
 90
91
92
    -- SET FOR EVERYTHING --
93
94
95
    entity RANDOM SET is
     port(RAND: out bit_vector(5 downto 0);
97
           INIT: in bit;
98
           CLK: in bit;
99
           MAX:
                 out bit_vector(6 downto 0));
100
101
    end RANDOM SET;
102
    architecture behv of RANDOM_SET is
103
104
    component RANDOM 6BIT is
105
      port(V:
                 in bit;
106
           CLK: in bit;
107
108
           RAND: out bit vector(5 downto 0));
109
    end component;
    component RANDOM_CT is
110
      port(RESET: in bit;
111
                      bit;
           CLK:
                  in
112
           CNT: out bit_vector (6 downto 0));
113
    end component;
114
115
    signal RAND_INT: bit_vector(5 downto 0);
116
    signal RST INT: bit;
117
    signal CNT INT: bit vector (6 downto 0);
118
119
    begin
120
    RND0:RANDOM_6BIT port map(INIT, CLK, RAND_INT);
    CNT0:RANDOM CT
                     port map(RST INT, CLK, CNT INT);
122
123
124
    process (RAND_INT, CLK)
125
    begin
      if (CLK'event and CLK='1') then
126
       RST_INT <= '0';
127
        if (RAND_INT = "001000") then
128
          RST INT \leftarrow '1';
129
          MAX <= CNT INT;
130
131
        end if;
132
      end if;
133
    end process;
134
    RAND <= RAND_INT;</pre>
135
136
137
    end behv;
```