

ADC_DeISig Example project

2.30

Features

- Project uses Default single ended mode
- Continuous conversion mode with 16-bit resolution
- Reference used is internal reference

General Description

This example project demonstrates the operation of the Delta Sigma ADC in single ended mode.

Development kit configuration

1. This project is written for a 2X16 LCD display as the one available in the Cypress kit CY8CKIT-001.
2. Build the project and program the hex file on to the target device by using MiniProg3.
3. Connect pins as described below and power cycle the device.
4. Observe the ADC output on the LCD.


Project configuration

The example project consists of the ADC_DeISig and Char LCD components. The top design schematic is shown in Figure 1. The Character LCD component is used for displaying the ADC output.

Figure 1. Top design schematic

Test Setup:


- 1) Positive terminal of ADC is connected to the analog pin which is mapped to P0[0] of CY8CKIT-001. Connect the analog voltage from variable resistor to P0[0].
- 2) LCD is used to print the result(converted digital value for the corresponding analog value). LCD is mapped to P2[6:0] of CY8CKIT-001. LCD displays the digital value for the corresponding input value to ADC.

**Procedure :**

1. Build the project and program the hex file on to the target device.
2. Power cycle the device and observe the results on the LCD.
3. The digital value is displayed in the LCD module which corresponds to resultant input analog value given to input terminals of ADC.
4. Vary the input analog voltage by using variable resistor and observe the digital value on the LCD. If the effective input value is 0 volts then digital output displayed on the LCD is 0x0000. If the effective input voltage is 1.024V, then output displayed on the LCD is 0xFFFF.

The Character LCD uses its default configuration. The ADC is configured in its default single ended mode with 16-bit Continuous conversion mode. The ADC_DelSig component configuration window is shown below in Figure 2.

Figure 2. ADC_DelSig Component Configuration



Project description

In the main function all components are started. For the proper usage of the Character LCD component, please refer to the corresponding component datasheet.

ADC_DelSig is configured in default single ended mode. Continuous conversion mode is used to convert the input analog voltage. ADC_DelSig_IsEndConversion() API is used to check the end of each successful conversion. After completing the conversion, digital value is read using ADC_DelSig_GetResult16() API. This digital value is then displayed on the LCD.

Expected Results

The LCD should display the converted output value which is equivalent to the analog input voltage given to the input terminal of the ADC component.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

Phone : 408-943-2600
Fax : 408-943-4730
Website : www.cypress.com

© Cypress Semiconductor Corporation, 2009-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

