Lab4 Zhiwen Wu Robin (Haoran) Wang

a) Time usage: 8 hours each person

b) Table 1:

Cycle	reset	pc	Instr	branch	srca	srcb	aluresult	zero	pesre	Writedata	memwrite	read data
1	1	00	addi \$2,\$0,5 20020005	0	0	5	5	0	0	0	0	x
2	0	04	addi \$3,\$0,12 2003000c	0	0	c	c	0	0	0	0	x
3	0	08	addi \$7,\$3,-9 20067fff7	0	С	-9	3	0	0	0	0	х
4	0	0C	or \$4 57 \$2	0	3	5	7	0	0	5	0	X
5	0	10	and \$5,\$3.56	0	C	7	4	0	0	7	D	Х
6	0	14	add \$5,\$5,\$4	D	4	7	Ь	0	0	7	0	1
7	0	18	beg \$5, \$1, end	1	Ь	3	8	0	0	3	0	Х
&	0	10	st \$4,\$3,\$4	0	С	7	0	1	0	7	0	Х
9	0	20	beg \$4,\$0, arou	ud 1	0	0	0	1	1	0	0	X
lo	0	24	51+ \$4,\$7,\$2	0	3	5	1	O	0	5	ь	X
q	0	28	add \$7,\$4.\$5	0	1	3	C	0	O	5	0	X
12	0	2c	Sub \$7,\$7,\$2	0	C	5	7	O	0	5	0	1
13	0	30	SW \$7,68C\$3)	0	С	44	50	0	0	7	J	X
14	0	34	lw \$2,60(\$0)	ь	0	50	50	0	O	5	0	7
١٢	0	38	jend	ь	0	0	0	1	0	6	0	X
16	o	30	Sw \$2,84(60)	Ö	0	54	54	0	0	7	1	X

Table 1. First sixteen cycles of executing the test code of Fig. 7.60 in the textbook

c) Simulation waveforms




Fig.1 single cycle MIPS processor waveform





Fig.2 single cycle MIPS processor waveform

It writes the correct value to address 84: the value of writedata at the end is 00000007, as expected.

d)



Single-cycle MIPS processor

Fig.3 data path and schematic of BNE and ORI implementation

e) Code: attached in the zip file, also linked at the end

## f) Completed table 2 and 3

Table 2. Extended functionality for the main decoder:


Instruction	Op <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>	Jump	BUE	
R-type	000000	1	1	0	0	0	0	10	0	0	
lw	100011	1	0	1	0	0	1	00	0	0	
SW	101011	0	X	1	0	1	X	00	0	0	
beq	000100	0	X	0	1	0	X	01	0	0	
addi	001000	1	0	1	0	0	0	00	0	0	
j	000010	0	X	X	X	0	X	XX	1	0	
ori	001101	ı	0	1	0	0	0	(1	0	0	
bne	000101	0	*	D	1	0	×	01	0	1	

Table 3. Extended functionality for the ALU decoder:

ALUOp <sub>1:0</sub>	Meaning				
00	Add				
01	Subtract				
10	Look at funct field				
11	or				

Fig.4 completed table 2 and 3

g) Memfile2.dat: attached in the zip file



## h) Image of simulation




Fig5. single cycle MIPS processor waveform with bne and ori

In the final sw instruction, the data value is 0000001 and the address is invalid because there are only 64 lines in the memory file.

Link to git repository: <a href="https://github.com/HBzhainan-wzw/ECE154A\_Lab4">https://github.com/HBzhainan-wzw/ECE154A\_Lab4</a> Link to google doc:

https://docs.google.com/document/d/1h4wzuar8gBNxbDvFiJ4ZiycKzGo-aQtSozugiOzgYK4/edit