

PYNQ SoC Builder

Luke Canny

19339166

ME Electronic and Computer Engineering

May 2024

Project Supervisor: Dr. Fearghal Morgan

Project Co-Supervisor: Prof. Liam Kilmartin

Abstract

This thesis presents an extension to the HDLGen-ChatGPT project, aimed at enhancing user

experience by automating the deployment and use of field programmable gate array (FPGA)

overlays on local and remote hardware. This project is comprised of two key elements: a

standalone Python-based FPGA overlay and driver application generation tool, and a

methodology to enable remote connection to Xilinx PYNQ (Python for Zynq) FPGA hardware.

The PYNQ SoC Builder automates the deployment of HDLGen-ChatGPT designs onto PYNQ

hardware. Additionally, a Jupyter Notebook driver application is automatically generated to

replicate testbench cases on real hardware, and to reduce the time-to-deploy. The PYNQ SoC

Builder targets the Vivado electronic design suite (EDA) and supports both Verilog and VHDL.

Declaration of Originality

I hereby certify that this dissertation is entirely my own work. Neither the work nor parts

thereof have been published elsewhere in either paper or electronic form unless indicated

otherwise through referencing

Date: 10/May/2024

Signature: Luke Canny

Acknowledgements

I would like to thank Dr. Fearghal Morgan for his support and guidance, and Roshan George,

JP Byrne and Abishek Bupathi for their previous work on HDLGen-ChatGPT, PYNQ and

RISC-V.

Contents

Abstract	2
Declaration of Originality	2
Acknowledgements	2
Contents	3
List of Figures	6
List of Tables	8
List of Acronyms	8
1. Introduction	9
1.1 Project Introduction	9
1.2 Goals and Justification	11
1.3 Project Management and Timeline	11
1.4 Structure of Thesis	12
2. Background	13
2.1 Overview	13
2.2 Vivado Design Suite	13
2.3 HDLGen-ChatGPT	14
2.4 PYNQ FPGA	15
2.5 viciLogic	16
3. PYNQ SoC Builder Software Implementation	17
3.1 Overview	17
3.2 Python Environment, Dependencies, and Installation	17
3.3 HDLGen-ChatGPT Data	18
3.4 Software Architecture	19
3.5 Front End Logic	22
3.5.1 Overview	22
3.5.2 Open Project	22

3.5.3 Main Menu	23
3.6 Configuring a Project	25
3.6.1 Overview	25
3.6.2 Project Config	
3.6.3 IO Config	
3.7 Build Process.	
3.7.1 Overview	27
3.7.2 Generate Tcl Script	27
3.7.3 Execute Tcl in Vivado	30
3.7.4 Generate Jupyter Notebook Application	31
3.7.5 Copy Output Files	32
3.8 PYNQ SoC Builder Data	32
4. PYNQ FPGA Set Up	35
4.1 Overview	35
4.2 Local Environment	35
4.3 Enabling Remote Connection	35
5. Design Testing	38
5.1 Overview	38
5.2 Multiplexer	40
5.2.1 Overview	40
5.2.2 Design	40
5.2.3 SoC Builder Configuration	40
5.2.4 Results	42
5.4 RISC-V Arithmetic Logic Unit	43
5.4.1 Overview	43
5.4.2 Design	43
5.4.3 SoC Builder Configuration	44
5.4.4 Results	45
5.5 Counter	47
5.5.1 Overview	47
5.5.2 Design	
5.5.3 SoC Builder Configuration	48

5.5.4 Results	48
5.5 Single Shot	50
5.5.1 Overview	50
5.5.2 Design	50
5.5.3 Results	51
Future Work	52
5.1 Expanded I/O Connectivity	52
5.2 Scalable Remote Platform	52
5.3 Integration with HDLGen-ChatGPT	52
Conclusions	53
References	54
Appendix	54
Appendix A: Online Resources	54

List of Figures

Figure 1 Top Level Overview of a HDLGen-ChatGPT and PYNQ SoC Builder Pr	roject
Workflow	9
Figure 2 PYNQ SoC Builder Graphical User Interface	10
Figure 3 Example Jupyter Notebook generated for RISC-V ALU complete with	h IO
configuration and Test case execution	10
Figure 4 Screen Capture of Vivado IDE 2023.2	13
Figure 5 HDLGen-ChatGPT Homepage	15
Figure 6 Jupyter Notebook running on PYNQ FPGA	15
Figure 7 Plan View of PYNQ Z2 FPGA Board	16
Figure 8 Simplified File Structure of a Typical HDLGen-ChatGPT project (Byrne, 2023)	18
Figure 9 Architecture of PYNQ SoC Builder	19
Figure 10 File Structure of the PYNQ SoC Builder Application	19
Figure 11 GUI Class Hierarchy	22
Figure 12 'Open Project' menu of the PYNQ SoC Builder GUI	23
Figure 13 Open Project Dialog Logic	23
Figure 14 Labelled screen capture of Main Menu	24
Figure 15 Build status menu in PYNQ SoC Builder	24
Figure 16 I/O configuration menu in PYNQ SoC Builder	25
Figure 17 Options present under Project Config tab with default configuration	25
Figure 18 Options present under IO Config tab.	26
Figure 19 Dataflow diagram of the Tcl Generator function	27
Figure 20 Flowchart of block design creation steps	28
Figure 21 Elaborated Block design flowchart describing how HDL model AXI (GPIO
connections are generated	29
Figure 22 Example HDL code injection to make three internal signals available as ext	ternal
signals with a 4-bit counter design	30
Figure 23 Image presenting shell command used to trigger a new Vivado process	30
Figure 24 Block Diagram produced for a RISC-V ALU with 4 external ports	31
Figure 25 Flowchart describing the behaviour of the 'Generate Notebook' functionality	31
Figure 26 Example Jupyter Notebook generated for RISC-V ALU complete wit	h IO
configuration and Test case execution	32
Figure 27 Structure of data produced by PYNO SoC Builder	33

Figure 28 XML structure of PYNQBuildConfig.xml		
Figure 29 Architecture of LAN connection	35	
Figure 30 PYNQ board pinging Google DNS servers from terminal	36	
Figure 31 Security information when visiting PYNQ Jupyter Notebook server through	Ngrok.	
	36	
Figure 32 Architecture of remote connection using Ngrok	37	
Figure 33 Mux2_1 component symbol, truth table and test plan	40	
Figure 34 Project Config and Project Summary in PYNQ SoC Builder for 2-to-1 Mux	design	
	41	
Figure 35 IO Config and Test Plan in PYNQ SoC Builder for 2-to-1 Mux design	41	
Figure 36 Generated block design for Mux2_1 design.	42	
Figure 37 Generated Jupyter Notebook for a 2-to-1 Mux design running on remote	PYNQ	
hardware	42	
Figure 38 RISC-V ALU component symbol	43	
Figure 39 Test plan of RISC-V ALU	44	
Figure 40 RISC-V ALU IO Configuration	44	
Figure 41 Block design generated for RISC-V ALU	45	
Figure 42 Screen capture of master physical constraints file utilised by Vivado to) make	
connections to board LEDs	45	
Figure 43 Jupyter Notebook driver application generated for RISC-V ALU project	46	
Figure 44 Screenshot from Jupyter Notebook driver of test case execution	46	
Figure 45 Counter component symbol	47	
Figure 46 Counter component symbol in Vivado block design	47	
Figure 47 PYNQ SoC Builder configuration for 4-bit counter project	48	
Figure 48 VHDL code injected into model to expose internal signals	48	
Figure 49 Generated Jupyter Notebook driver application for Counter	49	
Figure 50 Single shot component symbol	50	
Figure 51 Timing diagram of single shot design	50	
Figure 52 Jupyter Notebook driver application for Single Shot - No test bench	or I/O	
Configuration	51	
Figure 53 Block design generated for Singleshot Pulse Generator in Vivado	51	

List of Tables

Table 1 SoC Builder Installation Guides	18
Table 2 All Class Names and Descriptions in the SoC Program	21
Table 3 Set up guide for enabling Ngrok-based remote environment	37
Table 4 List of projects and hyperlinks to online resources	39
Table 5 Link to multiplexer design online resources	40
Table 6 Link to RISC-V ALU online resources	43
Table 7 Link to counter design online resources	47
Table 8 Link to single shot design online resources	50
Table 9 List of all available online resources produced for this project	54
List of Acronyms	
SoC – System on Chip	
HDL – Hardware Description Language	
FPGA – Field Programmable Gate Array	
Tcl – Tool Command Language	
EDA – Electronic Design Automation	
I/O – Input/Output	
IP – Intellectual Property	
GUI – Graphical User Interface	
IDE – Integrated Development Environment	
HLS – High-Level Synthesis	
ALU – Arithmetic Logic Unit	
RTL – Register Transfer Logic	
XML – Extensible Markup Language	
MUX – Multiplexer	

RISC – Reduced Instruction Set Computer

1. Introduction

1.1 Project Introduction

PYNQ System-on-Chip (SoC) Builder is an open-source Python-based wizard for automated deployment of hardware description language (HDL) models to AMD PYNQ field programmable gate array (FPGA) hardware, and generation of Python driver applications based on the HDL model and testbench. PYNQ SoC Builder is an extension of an existing University of Galway project called HDLGen-ChatGPT, a Python-based wizard for the fast capture of digital design specifications and generation of HDL models, testbenches, Tool Command Language (Tcl) scripts and Electronic Design Automation (EDA) project files. This project targets HDLGen-ChatGPT projects configured for the Xilinx Vivado EDA design suite (version 2023.2).

Using the PYNO SoC Builder, users can:

- Make connections between board input/output (I/O) and component ports
- Configure SoC Builder program options
- Execute a full build of a HDLGen-ChatGPT projects
- Generate a Jupyter Notebook component driver applications
- Upload and launch to a local FPGA hardware
- Launch remote FPGA hardware
- Load remote web-camera (to view remote FPGA LED I/O)

In figure 1, an overview of the new project workflow is illustrated. It describes the discrete steps taken from capturing a design specification to running the design on a PYNQ FPGA.



Figure 1 Top Level Overview of a HDLGen-ChatGPT and PYNQ SoC Builder Project Workflow

Figure 2 presents the graphical user interface (GUI) developed for the PYNQ SoC Builder. Once a HDLGen-ChatGPT design has been completed, the user will use this interface to build their projects.




Figure 2 PYNQ SoC Builder Graphical User Interface

Figure 3 presents a Jupyter Notebook-based driver application produced by the PYNQ SoC Builder for a sample project. It contains a GUI-based controller and testbench execution code.




Figure 3 Example Jupyter Notebook generated for RISC-V ALU complete with IO configuration and Test case execution

1.2 Goals and Justification

The actions necessary to generate FPGA overlays in the Vivado EDA tool can be a very lengthy, tedious, and repetitive task. Particularly for HDLGen-ChatGPT projects, where the build process is largely the same for each project. This build process can be very prone to human error as the build steps must be completed in a specific sequence, otherwise a build may fail, or the created overlay can behave unexpectedly. Additionally, it can be very challenging for students and beginners to learn how to build their own projects manually. Students and beginners can be discouraged from experimenting and iterating their HDL designs if designs contain many errors after labour-intensive build process. The repetitive nature of the build process can become very time-consuming, limiting the time and focus beginners can spend developing the core functionality of their HDL models. This process can deter students from iterating on their designs.

The aim of this project is to create an automation tool which enables fast FPGA overlay generation, deployment and testing of HDL models. This project has been created as an extension of the University of Galway HDLGen-ChatGPT project. This report has the goal of being both informative and useful to potential users of the PYNQ SoC Builder or remote environment and hence a series of videos are linked throughout chapter 3, 4 and 5. A complete list of online resources including videos, sample projects and documentation produced for this project is available in appendix A.

Secondly, this project aims to develop an online remote FPGA environment intended for students to be able to test their designs on real hardware. Although students have access to various simulation tools available in Vivado and are expected to use simulation to verify their designs, providing access to real FPGA hardware can encourage greater motivation, engagement and learning in universities.

1.3 Project Management and Timeline

Git is the preferred choice for this project, and hence a <u>GitHub repository</u> was established in early mid-October. GitHub's <u>kanban</u> feature is used for task tracking and scheduling throughout the project. This project is owned by the <u>HDLGen-ChatGPT organisation</u> where the <u>HDLGen-ChatGPT git repository</u> also resides.

Weekly meetings, lasting one hour each, were held each week between the project supervisor and student. These sessions were dedicated to brainstorming, planning, feedback exchange and

problem-solving. These meetings proved integral to the project's success, as the project could deviate to account for unforeseen developments.

The project commenced by researching the build process for overlays using the Vivado EDA for the PYNQ-Z2 platform. In early October, a proof-of-concept code was developed to determine project feasibility. In late October, early remote platform feasibility testing took place. By January, a basic GUI was created. From January to March, the PYNQ SoC Builder was continuously improved upon and tested rigorously using a wide range of designs and architectures. In March, a new, more intuitive GUI was developed to effectively communicate how to use the program and to provide useful feedback to the user.

1.4 Structure of Thesis

The structure of the thesis is as follows:

- Chapter 1 introduces this thesis and provides a background of the project.
- Chapter 2 is a literature review and details related work in this field, such as HDLGen-ChatGPT, the use of FPGA software and hardware, and related existing remote FPGA infrastructure
- Chapter 3 details the software implementation of the PYNQ SoC Builder, focusing on both the user-interface and backend logic of the software package.
- Chapter 4 describes the implementation and functionality of the remote FPGA environment and details the steps required to implement the system.
- Chapter 5 presents five HDL designs generated using the HDLGen-ChatGPT package and outlines the configuration and output of the PYNQ SoC Builder for each project
- This report concludes with a chapter comprised of conclusions and outlines details for future work.

2. Background

2.1 Overview

In this section, related research and technologies are described in detail. In section 2.2, a background of the AMD Vivado Design Suite, an EDA tool suite for digital hardware design is provided and its relevance with respect to this project. As this project is an extension of HDLGen-ChatGPT, its current implementation is explored in section 2.3. In section 2.4, the TuL PYNQ Z2 FPGA is examined in detail describing its various features and benefits to this project. Finally, in section 2.5, an existing platform which provides remote access to FGPA hardware to students, called Vicilogic, is detailed.

2.2 Vivado Design Suite

The Vivado Design Suite by Xilinx/AMD is an EDA tool suite for design entry, synthesis, place and route, verification, and simulation [x]. The Vivado integrated design environment (IDE) is intended for the development of SoCs and FPGA overlays. Vivado IDE supports both VHDL and Verilog HDL languages. Vivado also supports C, C++ and SystemC using its high-level synthesis (HLS) platform. Figure 4 is a screen capture of the Vivado IDE when designing a RISC-V arithmetic logic unit (ALU). The sidebar on the left offers access to the various tools available in Vivado.




Figure 4 Screen Capture of Vivado IDE 2023.2

To create an FPGA overlay in the Vivado IDE, the following steps are executed in order:

- An HDL model (in Verilog or VHDL) is captured, from scratch or using HDLGen-ChatGPT.
- 2. (Optional) An HDL testbench is designed to simulate the model using the simulation tool.
- 3. A block design is created using the IP Integrator tool. The ZYNQ FPGA processing system, the user-defined component, and all other required intellectual property (IP) is imported.
- 4. An HDL wrapper is generated which translates the block design into a source file which can then be used to build the actual design. [x]
- 5. The design is synthesized, translating the high-level representation into Register-Transfer Level (RTL) netlist. The netlist uses HDL to describe the design's functionality using combination circuits (e.g. AND, OR, NOT, XOR) and sequential elements (e.g. D-flip flops).
- 6. The design is implemented for FPGA hardware. Implementation is the placement and routing tool for the Xilinx platform. It is the process of configuring the target FPGA resources and routing connections. A bitstream file (.bit) is generated from this step which is then used by the PYNQ board to configure the FPGA.
- 7. Finally, the block design Tcl file and hardware handoff files, required by the PYNQ, are exported.

2.3 HDLGen-ChatGPT

HDLGen-ChatGPT is an open-source "client-based Python application that automates HDL based SoC capture and implementation" (Byrne, J.P. 2023). This application has been developed to greatly reduce the time required to write FPGA software using VHDL or Verilog HDL programming languages. This project is notable as it has great potential for use in education with respect to SoC and digital system design.

The HDLGen-ChatGPT project was conceived with the goal of simplifying and automating the FPGA prototyping development process. It uses ChatGPT to convert pseudocode (a notation resembling a generic programming language) into HDL code. This program greatly reduces the time-to-prototype as less time is spent writing complex HDL code. The homepage of HDLGen-ChatGPT presents the full flow of the application in figure 5.




Figure 5 HDLGen-ChatGPT Homepage

However, HDLGen-ChatGPT does not currently capture the complete development cycle for deploying projects to a target FPGA device. Currently, the user is required to export the finalised project from HDLGen-ChatGPT and complete synthesis, implementation and bitstream generation steps manually.

2.4 PYNQ FPGA

PYNQ (Python Productivity for ZYNQ) is an open-source project that combines productivity of Python with the capabilities of programmable logic devices, specifically the Xilinx Zynq SoCs. PYNQ provides a framework that simplifies the development process by offering an interface accessible through Jupyter Notebooks.




Figure 6 Jupyter Notebook running on PYNQ FPGA

A plan view of the PYNQ-Z2 board is presented in figure 7. The PYNQ-Z2 is the second revision in the PYNQ board family. It is lower cost than its predecessor, and more powerful. Developed by TuL, it boasts the following features:

- Dual-Core ARM Cortex-A9 Processor.
- 1.3 reconfigurable gates.
- 512MB DDR3 Memory and 128Mbit Flash.
- HDMI In/Out, 10/100/1000 Ethernet, Arduino, and Raspberry Pi Shield Connectors.
- 4 binary LEDs, 2 RBG LEDs, 4 Push-Buttons and 2 Slide Switches.




Figure 7 Plan View of PYNQ Z2 FPGA Board

2.5 viciLogic

Remote laboratories have become popular within engineering education, and other fields (Viegas, C. et al, 2018). Remote laboratories can give students access to more hardware and software enabling a hands-on approach to education. In 2014, viciLogic, was created. viciLogic is described as an "effective pedagogical solution and scalable solution for online technology enhanced learning" (Morgan et al 2014) viciLogic consists of several GUIs for students to interact and learn with. viciLogic offers an intuitive approach to learning and assessing digital logic hardware design using real FPGA hardware in real-time. viciLogic is unique in this regard as it does not simulate digital logic like other online learning tools. Although viciLogic does not currently offer students and users the ability to deploy their own HDL models to the FPGA hardware, there is a large library of digital components. viciLogic currently offers users ability to interact with a full RISC-V core implementation using C or RISC-V assembly, and all subcomponents such as memory modules, ALU and more. viciLogic also has elementary models such as counters, registers, adders and first-in first-out (FIFO) modules.

3. PYNQ SoC Builder Software Implementation

3.1 Overview

This chapter will discuss the HDLGen-ChatGPT project data and the software implementation of the PYNQ SoC Builder. The PYNQ SoC Builder relies on the HDLGen-ChatGPT project file to build projects. This chapter will describe the software logic and the files produced by the PYNQ SoC Builder. A combination of flow diagrams and explanatory text will be used to describe the application's architecture.

3.2 Python Environment, Dependencies, and Installation

The PYNQ SoC Builder has been designed to work seamlessly with HDLGen-ChatGPT Python environments. This is achieved by prioritizing compatibility and avoiding dependency conflicts. The tool is designed to support the latest supported Python version by HDLGen-ChatGPT (Python 3.10.0) and all subsequent versions as well (until Python 3.12.3).

All dependencies are specified in a *requirements.txt* text file in the root folder of the PYNQ SoC Builder repository. SoC Builder utilises the following libraries:

- Custom Tkinter: Custom Tkinter is a modified edition of the Tkinter library. Custom Tkinter is a GUI toolkit for Python developers to design aesthetically pleasing user interfaces. It extends the functionality of Tkinter by adding more widgets and tools.
- **Psutil:** is a library for process and system monitoring in Python. It is used in this application to monitor the Vivado executable and to close it.
- **Tkhtmlview:** is a library for displaying HTML pages in Tkinter
- Markdown: is a library for parsing and displaying Markdown text. It is used in combination with Tkhtmlview to display Markdown to users.
- **Nbformat:** Notebook Format is a Python library for the creation of Jupyter Notebook files in Python. It is used by the PYNQ SoC Builder to produce Jupyter Notebook applications for the PYNQ platform.
- **Pysftp:** provides a simple interface for the secure file transfer protocol (SFTP). It offers a layer of abstraction and allows files to be transferred quickly and easily using Python.

The PYNQ SoC Builder can be installed and executed with ease using Git and Python 3.10. The steps are largely the same as HDLGen-ChatGPT. Table 1 lists the available resources related to application installation.

Description	Link
Text Installation Guide	Project README (GitHub)
Video Installation Guide	Video (YouTube)

Table 1 SoC Builder Installation Guides

3.3 HDLGen-ChatGPT Data

The PYNQ SoC Builder loads a HDLGen-ChatGPT project by parsing the hierarchal Extensible Markup Language (XML) data saved by HDLGen-ChatGPT. This data is stored as a *.hdlgen* file in the *HDLGenPrj* folder inside a project's file structure. Figure 8 presents the structure of the HDLGen-ChatGPT project XML file.




Figure 8 Simplified File Structure of a Typical HDLGen-ChatGPT project (Byrne, 2023)

The 'HDLGen/projectManager/settings' tag contains human-readable text description of the component which is displayed within the SoC Builder's menu for user reference. External and internal connections of the design are defined under the 'entityIOPorts' and 'internalSignals' tags. Finally, the test plan is stored under the 'testbench' tag, and it utilised by the SoC Builder later in the build process to generate a companion driver application for the component.

Data under the 'HDLGen/projectManager/settings' tag provides a text-based description of the component. This data is presented inside the builder menu to remind the user. Data under the 'hdlDesign/entityIOPorts' and 'hdlDesign/internalSignals' tags describe the external and internal connections of the component. The internal operation (architecture of the design) of the component is not relevant to the SoC Builder and is not parsed. Test plan data is stored at 'hdlDesign/testbench' and it used by the SoC Builder to generate a driver application later in the build process.

3.4 Software Architecture

The software is comprised of two distinct components, front-end components, and back-end components. Front-end components relate to the GUI and are responsible for recording input from the user and returning feedback. The main.py file is the entry-point of the application. The main.py file is responsible for loading initial variables and classes required and loading the "Open Project" GUI window. Figure 9 visualises the code structure, separating GUI elements and backend elements.




Figure 9 Architecture of PYNQ SoC Builder

Figure 10 is a visual representation of the project's file structure. The main.py file is at the topmost level of the project as is executed to start the program. All application source code is stored in the application folder. Board files provided by TuL (the manufacturer of the PYNQ Z2 board) utilised by Vivado are stored in the board_files folder.




Figure 10 File Structure of the PYNQ SoC Builder Application

Table 2 lists all new classes created in the PYNQ SoC Builder application and contains a description of each class.

Class	Description
Application (main.py)	Entrypoint for application. Launches Tkinter toolkit.
LogTabView	Tabbed frame for presenting project summary, test plan, and
(log_menu.py)	logging information
LogBoxTab	Logging window class with API for adding to log box
(log_menu.py)	
SummaryTab	Renders project data for user reference
(log_menu.py)	
OpenProjectPage	Renders Open Project Prompt
(open_project.py)	
SidebarMenu	Scrollable frame containing labels and buttons of sidebar menu
(main_menu.py)	
ConfigMenu	Parent frame of Config Tab View Menu
(main_menu.py)	
LogMenu	Parent frame of Log Tab View Menu
(main_menu.py)	
MainPage	Master frame containing all widgets once a project is loaded
(main_menu.py)	
Alert_Window	Renders an alert pop-up window
(popups.py)	
Dialog_Window	Renders a dialog pop up window (Yes/No prompt)
(popups.py)	
MarkdownWindow	Renders Markdown text and presents to user
(popups.py)	
ConfigTabView	Frame which resides inside the ConfigMenu object, and renders
(project_config_menu.py)	a tabbed frame, parent object of each tab.
BuildStatusTab	Renders the build status information in the GUI under Build
(project_config_menu.py)	Status Tab. Child frame of ConfigTabView
PortConfigTab	Renders the Project Config Tab in the GUI. Child frame of
(project_config_menu.py)	ConfigTabView
IOConfigTab	Frame intended for use in future if board IO is expanded to use
(project_config_menu.py)	more ports – HDMI, Switches etc.

ConfigMenu	Parent Frame of all frames in Config Menu region
(project_config_menu.py)	
DashesInHDLFileError	Exception object for ensuring ChatGPT output is copied to HDL
(checks.py)	model.
File_Manager	Responsible for handling output files, can find, rename and
(file_manager.py)	copy files from Vivado project, upload over SFTP to PYNQ
	Board
HdlgenProject	Class which loads and parses HDLGen-ChatGPT projects.
(hdlgen_project.py)	
Pynq_Manager	Wrapper for backend logic components. Creates abstraction so
(pynq_manager.py)	that functions can be called easily from GUI.

Table 2 All Class Names and Descriptions in the SoC Program

3.5 Front End Logic

3.5.1 Overview

In this sub-section, the front-end behaviour and logic of the PYNQ SoC Builder is detailed. There are two primary windows which are viewed in the GUI, "Open Project" and "Main Menu". The open project window is presented when the application is first loaded. It prompts the user to select a HDLGen-ChatGPT project. The main menu screen is the second window, which is only made visible once a valid project has been loaded.

3.5.2 Open Project

When the program is launched all the GUI classes are created. Figure 11 describes the front-end hierarchy of the program. The front-end GUI utilises object-oriented principles such as inheritance and polymorphism as per Custom Tkinter documentation recommendations.




Figure 11 GUI Class Hierarchy

Once the program has fully loaded each front-end object, the 'Open Project' menu is rendered. Figure 12 presents a screen capture of this menu. Figure 13 presents the dataflow diagram of this menu. It describes the behaviour of the front-end elements. Users are prompt to open a HDLGen-ChatGPT project of their choice to proceed.




Figure 12 'Open Project' menu of the PYNO SoC Builder GUI




Figure 13 Open Project Dialog Logic

3.5.3 Main Menu

If a valid HDLGen-ChatGPT project is selected in the 'Open Project' menu, the PYNQ SoC Builder will proceed to the main menu. The main menu consists of multiple menus which serve different purposes. In figure 14, the three distinct regions of the main menu are indicated. The three sections are:

- 1. **Sidebar menu** is responsible for controlling the entire application triggering builds or notebook generation, deploying projects to FPGA hardware, opening the project, opening documentation, and quitting the application.
- 2. **Build menu** is responsible for configuring settings related to the build status, build configuration and board IO configuration.
- 3. **Project information region** is responsible for presenting key information to the user about the HDLGen-ChatGPT project for the user's reference (such as the component summary and project test plan) as well as presenting logging information from both the SoC Builder and Vivado.

The build menu section has three tabs: Build Status, Project Config, and I/O Config. Figure 15 and 16 present screen captures of both the build status, and I/O configuration menus respectively.




Figure 14 Labelled screen capture of Main Menu




Figure 15 Build status menu in PYNQ SoC Builder




Figure 16 I/O configuration menu in PYNQ SoC Builder

3.6 Configuring a Project

3.6.1 Overview

This section provides a guide to configuring projects within the PYNQ SoC Builder GUI. It details the functionality of each configurable option and its impact on the build process. All configurable settings are accessible within the build menu, specifically under the "Project Config" and "I/O Config" tabs.

3.6.2 Project Config

Figure 17 presents the project configuration tab, and default configuration. It has five options which change the behaviour of the build process.



Figure 17 Options present under Project Config tab with default configuration

Vivado Settings

- **Open Vivado GUI:** This option determines if the Vivado GUI should be visible or not. Hiding the GUI can improve performance on lower power hardware.
- **Keep Vivado Open:** This option, if enabled, will keep Vivado open after the build process is completed. This option is intended for debugging. For instance, the user may wish to validate the generated block design before continuing to the next step.
- Always Regenerate Block Design: If this option is disabled, and a block design exists, it will use the existing block design. Otherwise, a new block design is generated.

Jupyter Notebook Settings

- Generate when Building: If enabled, the SoC Builder will automatically generate a
 Jupyter Notebook driver application when building. If disabled, no notebook is
 generated.
- Generate using Testplan: If enabled, and a valid test plan is found, the Jupyter Notebook driver application will add cells to run each test case. If disabled or an invalid test plan is found, no test cases are generated, however, markdown descriptions and GUI-controller will generate.

3.6.3 IO Config

Figure 18 presents the 'IO Config' tab using a sample counter project. Under this tab, two major features are available: the ability to make internal signals available at the top level, and ability to connect component to board LEDs.




Figure 18 Options present under IO Config tab

Internal Signal Configuration

Standard internal signals (buses of 1 or more bits) can be made available at the top level of the component. If a signal is compatible, a switch is presented in the GUI. Once enabled, internal signals can also be connected to LEDs, as demonstrated in figure 18.

Board LED Configuration

To configure LED connections, the user selects a signal using the dropdown menus. If the signal selected is greater than 1-bit wide, an input box prompting the user to enter a number is rendered. If the user does not enter a value, or the value is invalid, the signal bit will default to zero.

3.7 Build Process

3.7.1 Overview

In this chapter, the build procedure (backend logic) is outlined and described in detail. This chapter will describe the various actions undertaken by the PYNQ SoC Builder to produce PYNQ Z2 FPGA Overlays.

The PYNQ SoC Builder build process has five primary stages:

- 1. Save SoC Builder configuration
- 2. Generation of a Tcl script to be executed by Vivado containing all build steps.
- 3. Vivado is prompted to execute the Tcl script produced in step 1.
- 4. A Jupyter Notebook driver application is generated.
- 5. All required files are copied to the /PYNQBuild/output folder for user to access easily.

3.7.2 Generate Tcl Script

To complete the Vivado build steps outlined in section 2.2, the tool command language (Tcl) is used. A procedurally executed script can be generated using Python and then executed by Vivado. Figure 19 presents the dataflow diagram of the Tcl Generator function (which is located at tcl_generator.py). The various decisions are determined by the user's configuration of the PYNQ SoC Builder before starting a build.




Figure 19 Dataflow diagram of the Tcl Generator function

Figure 20 presents a flowchart describing the steps required to generate a new block design.




Figure 20 Flowchart of block design creation steps

Figure 21 presents the steps required to connect the user-defined component to the ZYNQ processing system in greater detail. The AXI GPIO component is limited to a maximum bus width of 32 bits, and hence, for buses greater than this upper limit, multiple AXI GPIO IP blocks are imported.




Figure 21 Elaborated Block design flowchart describing how HDL model AXI GPIO connections are generated

3.7.3 Execute Tcl in Vivado

Before executing in Vivado, the target HDL model may need to be backed up and modified if internal signals are configured to be exposed as external signals. This injection occurs immediately before Vivado opens, and restored immediately when Vivado exits to ensure the model is modified for the shortest period. This reduces the chance of the model being corrupted. Figure 22 presents an example of internal signal configuration from a VHDL perspective for a simple 4-bit counter.

```
-- entity declaration
|-- entity CB4CLED is
|Port(
| int Ns : out std logic_vector( | downto | );
| int cS : out std logic_vector( | downto | );
| int intTC: out std logic;
| clk : in std logic;
| clk : in std logic;
| clk : in std logic;
| loadDat : in std logic;
| cout in std logic;
| cout : out std logic;
| count : out std logic;
| coint logic | coint | coint
```

Figure 22 Example HDL code injection to make three internal signals available as external signals with a 4-bit counter design

To execute the Tcl script generated in the previous section, the *subprocess* Python library is used. The *subprocess* module enables new processes to be initiated and their return codes recorded. Figure 23 presents how the command-line instruction is formulated to initiate the build process in Vivado:




Figure 23 Image presenting shell command used to trigger a new Vivado process

Data returned by Vivado in the shell instances is used to determine the status and progress of the build and is reflected under the build status tab and under the builder log tab. Figure 24 presents the block design generated for a RISC-V ALU where the four last bits of the output (32-bit bus) are connected to LEDs (and hence are connected as external ports).




Figure 24 Block Diagram produced for a RISC-V ALU with 4 external ports

3.7.4 Generate Jupyter Notebook Application

A fundamental component of the PYNQ SoC Builder's functionality is the ability to automatically produce Jupyter Notebook python-based driver applications. Figure 25 presents a flowchart which visualizes the behaviour of the "Generate Notebook" functionality.




Figure 25 Flowchart describing the behaviour of the 'Generate Notebook' functionality

Figure 26 presents an example Jupyter Notebook driver application generated for a RISC-V ALU design.




Figure 26 Example Jupyter Notebook generated for RISC-V ALU complete with IO configuration and Test case execution

3.7.5 Copy Output Files

The final step in the build process is to copy all required files produced to an easily accessible output folder in the project's file structure. The contents of the output folder and its structure are detailed in the next section.

3.8 PYNQ SoC Builder Data

The PYNQ SoC Builder produces a collection of directories and files required for preserving user configurations, building a design, and storing the output of the full build process. Figure 27 presents the file structure created by the SoC Builder in a project's directory. The PYNQ SoC Builder creates a new folder at the project's root directory, PYNQBuild, which stores all related data.




Figure 27 Structure of data produced by PYNQ SoC Builder

The *PYNQBuildConfig.xml* file is an XML-encoded document which stores the project build configuration as specified by the user using the SoC Builder GUI. Figure 28 presents the structure of this XML file. The structure consists of four main categories: settings, ioConfig, internalSignals and flags.

- **settings:** The settings tag stores the Boolean value of each toggle (on/off) switch in the SoC Builder's GUI. Each entry consists of the variable name, and Boolean value.
- **ioConfig:** The *ioConfig* tag defines user-specified connections between components and PYNQ board LEDS. Each connection is comprised of three values: *io, signals* and *pin*. The *io* variable assigns a specific I/O for the connection. Conversely, the *signal* variable selects the corresponding port on the component. The *pin* variable selects the exact pin of the signal to connect to the board I/O.
- **internalSignals:** This tag defines which internal signals should be extended to the top-level of the component. This tag is comprised of two crucial variables for the build process: *name* and *width*. The name variable identifies the internal signal, and the *width* variable defines its bit-width.
- **flags**: The *flags* tag stores Boolean variables indicating the current state of the PYNQ SoC Builder. Currently, the only implemented flag is *hdl_modified*. This flag signifies if the HDL model has been modified by the SoC Builder. This flag is used to ensure that HDL models are not corrupt and can be restored if the SoC Builder quits unexpectedly.




Figure 28 XML structure of PYNQBuildConfig.xml

The *generated* folder contains all temporary files used by the PYNQ SoC Builder to complete the build process. The *generate_script.tcl* is generated by the Tcl Generator step in the build process. Vivado runs this script to generate an FPGA overlay. The *physical_constr.xdc* file is a physical constraints file used by Vivado to define connections between the PYNQ board's I/O and the component. It is generated in parallel with *generate_script.tcl*. The *projectName.svg* file is a scalable vector graphics file generated by Vivado. It is a visual representation of the component which is later presented to the user in the Jupyter Notebook driver application.

Finally, the *output* folder contains all files which are required by the PYNQ hardware to operate. There are five files in total:

- **projectName.bit:** is a bitstream file containing a description of hardware logic, routing, initial values for registers and on-chip memory. It is used to configure the FPGA.
- **projectName.hwh:** is a hardware handoff file. It is automatically generated by Vivado when generating a bitstream. It contains a description of the Zynq system configuration and hardware intellectual property (IP) used in the block design.
- **projectName.tcl:** is a Tcl script representation of the block design. This Tcl file offers the same functionality as the hardware handoff. It is generated to serve the same purpose.
- **projectName.ipynb:** is a Jupyter Notebook file. This driver application is the main interface between the user and component. It contains markdown descriptions, a GUI-based component controller, and test plan execution code (if applicable).
- **projectName.py:** is a companion Python script to the Jupyter Notebook driver application. This file contains lengthy code blocks that are not relevant to the end-user, such as backend logic of the GUI-controller. The driver application calls functions from this script, reducing the interface complexity and offering a more streamlined experience to users.

4. PYNQ FPGA Set Up

4.1 Overview

This chapter will outline the requirements and steps taken to replicate the configurations used throughout this project. The PYNQ Z2 boards can be configured for both local and remote development depending on the specific requirements of the end-user. The goal of each environment is to make the PYNQ board's Jupyter Notebook environment accessible over local network and/or the internet to the user's PC.

4.2 Local Environment

This section will outline how a PYNQ Z2 board must be configured locally to facilitate a remote connection. The two ways in which a PYNQ Z2 can be configured locally are:

- 1. Direct Connection to the User's PC
- 2. Local Area Network (LAN) Connection

Whilst a direct connection to a user's PC offers simplicity, it restricts the PYNQ board's access to the internet. Conversely, a LAN connection to the PYNQ board enables both communication with the host computer and internet access for the PYNQ, making it the preferred choice for this project, where internet connectivity is crucial. Figure 29 presents the architecture of such a configuration.




Figure 29 Architecture of LAN connection

4.3 Enabling Remote Connection

This section details the implementation of remote access to a PYNQ Z2 board over the internet. To achieve this, the local configuration detailed in section 4.2 must first be implemented. To

verify the PYNQ board has an internet connection, the ping command may be used to reach Google DNS servers as in figure 30.

```
root@pynq:/# ping 8.8.8.8

PING 8.8.8.8 (8.8.8.8) 56(84) bytes of data.

64 bytes from 8.8.8.8: icmp_seq=1 ttl=58 time=6.56 ms

64 bytes from 8.8.8.8: icmp_seq=2 ttl=58 time=6.73 ms

64 bytes from 8.8.8.8: icmp_seq=3 ttl=58 time=6.65 ms

64 bytes from 8.8.8.8: icmp_seq=4 ttl=58 time=6.43 ms

64 bytes from 8.8.8.8: icmp_seq=5 ttl=58 time=6.63 ms
```

Figure 30 PYNQ board pinging Google DNS servers from terminal

Ngrok, a unified ingress platform, is utilised to facilitate remote connection to the FPGA. Ngrok functions by reverse-proxying the Jupyter Notebook webserver host on the PYNQ board. By default, the Jupyter Notebook webserver does not provide any encryption or security features, exposing network traffic to man-in-the-middle attacks. Conversely, Ngrok secures all data using a TLS-encrypted connection between the host computer and PYNQ board, ensuring confidentiality and integrity of all data. Figure 31 presents the security information for a remote PYNQ board accessed via Ngrok.




Figure 31 Security information when visiting PYNQ Jupyter Notebook server through Ngrok.

Figure 32 illustrates the architecture of a remote connection using Ngrok between a host computer and PYNQ Z2 board.




Figure 32 Architecture of remote connection using Ngrok

To encourage users to implement their own remotely available FPGA boards, online resources in the form of a written guide and video tutorial are available in table 3.

Description	Link
Step 1: Configuring your Ngrok account	GitHub PDF
Step 2: Installing Ngrok on PYNQ	Video (YouTube)

Table 3 Set up guide for enabling Ngrok-based remote environment

5. Design Testing

5.1 Overview

This section introduces five projects developed and built using HDLGen-ChatGPT and PYNQ SoC Builder projects. For each project, table 4 provides links to video tutorials and project source files. Each video offers a step-by-step guide to users whilst also emphasizing the SoC Builder's functionality and features.

In this section, a range of designs are tested and documented to both test the project's capabilities and functionality and to act as tutorials for future users or collaborators on this project.

In this chapter, five projects demonstrate the functionality and robustness of the PYNQ SoC Builder. These projects are:

- 2-to-1 bit Multiplexer
- RISC-V Arithmetic Logic Unit (ALU)
- 4-bit Counter
- Single Shot
- RISC-V Register Bank (RB)

Each test project will be developed with VHDL, except for the 2-to-1 bit multiplexer, which is developed using Verilog.

This chapter is structured such that each sample project is accompanied by a video walkthrough tutorial. The documentation in this chapter will provide an overview of each project, and the output of the PYNQ SoC Builder.

Table 4 provides links to both the video and source files. Source files may be used to replicate actions completed within the videos. Each video consists of the following sections:

- Project Introduction and Overview
- Design Capture in HDLGen-ChatGPT
- Building using PYNQ SoC Builder
- Running Designs on PYNQ Hardware

Project	Content demonstrates:	Resources		
2-to-1 Multiplexer	Basic SoC Builder	Part 1: YouTube		
	Operation and remote	Part 2: YouTube		
	environment use, utilise			
	Verilog	GitHub		
RISC-V Arithmetic	Advanced test plan and	YouTube GitHub		
Logic Unit (ALU)	board I/O			
4-bit Counter	Reading internal signals	YouTube GitHub		
Single Shot	Clock Functionality	YouTube GitHub		

Table 4 List of projects and hyperlinks to online resources

5.2 Multiplexer

5.2.1 Overview

This subsection presents a detailed analysis of a 2-to-1 bit multiplexer within the context of the PYNQ SoC Builder. It covers the multiplexer design itself, the configuration process using the PYNQ SoC Builder, and the obtained results. The multiplexer design is used to demonstrate the most basic functionality of the PYNQ SoC Builder. This project uses Verilog HDL. Links to access video material are provided in table 5.

Description	Link
Part 1: Capturing Mux using HDLGen-ChatGPT	<u>YouTube</u>
Part 2: Deploying Mux using PYNQ SoC Builder	YouTube
Source Files	<u>GitHub</u>

Table 5 Link to multiplexer design online resources

5.2.2 Design

Figure 33 presents the component symbol, truth table and test plan of the 2-to-1 mux. There are three single bit inputs to the multiplexer, *dIn1*, *dIn0*, and *sel*, and one output, *dOut*. The design is captured using the Verilog HDL language in HDLGen-ChatGPT.




Figure 33 Mux2 1 component symbol, truth table and test plan

5.2.3 SoC Builder Configuration

Figure 34 and 35 presents the PYNQ SoC Builder configuration used to build the multiplexer design. Figure 34 presents the project configuration settings used. The default project configuration is used. Figure 35 presents both the IO configuration used, but also the test plan used. The test plan matches the test plan specified in figure 33 previously. There is no I/O or internal signal configuration.




Figure 34 Project Config and Project Summary in PYNQ SoC Builder for 2-to-1 Mux design




Figure 35 IO Config and Test Plan in PYNQ SoC Builder for 2-to-1 Mux design

5.2.4 Results

Figure 36 presents the block design generated by the PYNQ SoC Builder in Vivado. Figure 37 presents the Jupyter Notebook application generated by the PYNQ SoC Builder, running on remote hardware (accessed using Ngrok).




Figure 36 Generated block design for Mux2_1 design




Figure 37 Generated Jupyter Notebook for a 2-to-1 Mux design running on remote PYNQ hardware

5.4 RISC-V Arithmetic Logic Unit

5.4.1 Overview

In this section, a RISC-V ALU is designed and build using the PYNQ SoC Builder. This design is used to demonstrate advanced combinational and the board I/O feature in the SoC Builder application. This design is implemented using VHDL. Online resources are provided in table 6.

Description	Link		
Video Demonstration	<u>YouTube</u>		
Source Files	<u>GitHub</u>		

Table 6 Link to RISC-V ALU online resources

5.4.2 Design

As seen in figure 38, the ALU consists of three inputs and two outputs, as per the RISC-V specifications. The ALU is a combination component and therefore does not contain a clock signal. Figure 39 presents the test plan devised for the RISC-V ALU. It tests all 16 different operands and consists of 24 tests total.




Figure 38 RISC-V ALU component symbol

Signals	selALUOp	Α	В	ALUOut	branch	Delay	TestNo	Note
Mode	in	in	in	out	out	None	None	None
Radix	4'b	32'h	32'h	32'h	1'b	None	None	None
=	=	=	=	=	=	=	=	=
	0000	5a5a5a5a	15a5a5a6	70000000	0	1	1	sgnA + sgnB
	0000	15a5a5a6	5a5a5a5a	70000000	0	1	2	sgnA + sgnB
	0000	ffffffff	40000000	3fffffff	0	1	3	
	0001	ffffffff	fffffffe	00000001	0	1	4	sgnA - sgnB
	0010	f0c3a596	1f7e8ab4	10428094	0	1	5	A and B
	0011	f0c3a596	1f7e8ab4	ffffafb6	0	1	6	A or B
	0100	f0c3a596	1f7e8ab4	efbd2f22	0	1	7	A xor B
	0101	f0c3a596	8000000	c3a59600	0	1	8	A << B(4:0) shift left logical
	0110	f0c3a596	8000000	00f0c3a5	0	1	9	A >> B(4:0) shift right logical
	0111	f0c3a596	8000000	fff0c3a5	0	1	10	A >>> B(4:0) shift right arithmetic
	1000	f0c3a596	1f7e8ab4	00000001	0	1	11	1 if sgn A < sgn B
	1001	f0c3a596	1f7e8ab4	00000000	0	1	12	1 if uns A < uns B
	1010	f0c3a596	1f7e8ab4	00000001	0	1	13	branch = 1 if A = B
	1010	f0c3a596	f0c3a596	00000002	1	1	14	branch = 1 if A = B
	1011	f0c3a596	1f7e8ab4	00000003	1	1	15	branch = 1 if A != B
	1011	f0c3a596	f0c3a596	00000004	0	1	16	
	1100	f0c3a596	1f7e8ab4	00000005	1	1	17	branch = 1 if sgn A < sgnB
	1100	f0c3a596	f0c3a596	00000006	0	1	18	
	1101	f0c3a596	1f7e8ab4	00000007	0	1	19	branch = 1 if sgn A >= sgnB
	1101	f0c3a596	f0c3a596	8000000	1	1	20	
	1110	f0c3a596	1f7e8ab4	00000009	0	1	21	branch = 1 if uns A < uns B
	1110	f0c3a593	f0c3a596	00000010	1	1	22	
	1111	f0c3a596	1f7e8ab4	00000011	1	1	23	branch = 1 if uns A >= uns B
	1111	f0c3a596	f0c3a596	00000012	1	1	24	

Figure 39 Test plan of RISC-V ALU

5.4.3 SoC Builder Configuration

Figure 40 presents the IO configuration and test plan used when generating the RISC-V ALU design. The project configuration is set to the default settings. The RISC-V ALU *selALUOp* input signal is connected to each LED, 0-3.




Figure 40 RISC-V ALU IO Configuration

5.4.4 Results

Figure 41 presents the block design generated by Vivado as instructed by the SoC Builder. As seen in the previous section, various IP blocks are imported to enable connectivity between the ZYNQ processing system and the RISC-V ALU. Additionally, the *selALUOp* port is connected to external ports. The external ports are connected to the PYNQ's LED pins by means of the master constraints file as seen in figure 42.




Figure 41 Block design generated for RISC-V ALU

Figure 42 Screen capture of master physical constraints file utilised by Vivado to make connections to board LEDs

Figure 43 presents the companion driver application generated by the SoC Builder. The functionality of this application is demonstrated in the accompanying video linked in table 3 previously. Figure 44 presents the results from two independent test cases which have been executed.




Figure 43 Jupyter Notebook driver application generated for RISC-V ALU project




Figure 44 Screenshot from Jupyter Notebook driver of test case execution

5.5 Counter

5.5.1 Overview

This sub-section presents a simple sequential counter project using HDLGen-ChatGPT and PYNQ SoC Builder. The aim of this project is to demonstrate sequential functionality and the ability to make internal signals available externally.

Description	Link
Video Demonstration	<u>YouTube</u>
Source Files	<u>GitHub</u>

Table 7 Link to counter design online resources

5.5.2 Design

Figure 45 illustrates a component symbol for a simple 4-bit counter. This 4-bit counter is cascadable, chip-enabled, up/down and is loadable. It also has an asynchronous reset. Figure 46 presents the component symbol generated as part of the Vivado block design. It contains three additional signals on the output, *int_NS*, *int_CS* and *int_intTC*. The *int_* prefix is intended to denote that these signals are internal signals.




Figure 45 Counter component symbol




Figure 46 Counter component symbol in Vivado block design

5.5.3 SoC Builder Configuration

The configuration displayed in figure 47 is used to implement the functionality outlined in the previous section, where the NS, CS and int_TC internal signals are exposed as external signals. Additionally, the count output signal is connected to board LEDs.



Figure 47 PYNQ SoC Builder configuration for 4-bit counter project

5.5.4 Results

Figure 48 highlights the changes made to the user's HDL model automatically to expose internal signals as outputs of the model. Two additions are made to the HDL model to achieve the desired functionality:

- 1. Additional ports are declared in port map
- 2. Concurrent statements to assign outputs are added

Figure 48 VHDL code injected into model to expose internal signals

Figure 49 presents three screenshots from the Jupyter Notebook generated for the counter model.




Figure 49 Generated Jupyter Notebook driver application for Counter

5.5 Single Shot

5.5.1 Overview

In this sub-section, a single shot signal generator is designed and deployed to the PYNQ Z2 hardware. This relatively simple sequential design can appear as a subcomponent to many designs which require pulse assertion such as a button input.

Description	Link		
Video Demonstration	<u>YouTube</u>		
Source Files	<u>GitHub</u>		

Table 8 Link to single shot design online resources

5.5.2 Design

The design consists of three inputs and one output, as presented in figure 50. No test plan is written for this design and the timing diagram as seen in figure 51, is performed manually in the accompanying video using the GUI-based controller functionality.




Figure 50 Single shot component symbol




Figure 51 Timing diagram of single shot design

5.5.3 Results

Figures 53 and 54 present the generated Jupyter Notebook driver application and block design respectively. The Jupyter Notebook does not contain any test cases or test plan.




Figure 52 Jupyter Notebook driver application for Single Shot - No test bench or I/O Configuration




Figure 53 Block design generated for Singleshot Pulse Generator in Vivado

Future Work

5.1 Expanded I/O Connectivity

The PYNQ SoC Builder currently supports I/O connectivity with the four binary LEDs present on the PYNQ Z2 board. The PYNQ Z2 board has much more I/O connectivity to offer, such as support for microcontroller shields for Arduino and Raspberry Pi, input I/O such as switches and more. Greater I/O support and functionality could be implemented with relative ease, although it would require further testing and development of more advanced designs.

5.2 Scalable Remote Platform

As it stands, each PYNQ Z2 added to the remote platform is independent and requires its own Ngrok credentials. A centralised server or server-like facility would be required to increase the scalability of the design such that any number of PYNQ boards can be added or removed, ultimately increasing the accessibility of FPGA hardware in universities.

5.3 Integration with HDLGen-ChatGPT

Integration of the PYNQ SoC Builder application with HDLGen-ChatGPT has the potential to enhance user experience by streamlining the experience by consolidating design and deployment workflows into a single environment. This is particularly advantageous for users or potential users of HDLGen-ChatGPT who may not be aware of the benefits or existence of the PYNQ SoC Builder when deploying designs.

Conclusions

In conclusion, I believe project has been successful in achieving its aims and objectives. The PYNQ SoC Builder application developed throughout this project has been tested using a wide range of projects such as those detailed in chapter 5 and more throughout its development cycle.

I believe that the PYNQ SoC Builder's capability extends beyond the designs detailed in this report and has great potential for use in education settings. I believe the PYNQ SoC Builder has potential to facilitate RISC-V core designs and more intricate advanced designs.

In education settings, while FPGA hardware deployment might not be directly relevant to all student coursework, the ability to interact with designs deployed to real FPGA hardware provides a valuable learning experience when compared to purely simulation-based tools. When paired with a remote working environment, students can gain valuable hands-on experience with FPGA hardware.

References

Byrne, J.P. 2023. A client-based python automation tool for fast capture of HDL based SoC capture and implementation. *University of Galway*

Viegas, C., Pavani, A., Lima, N., Marques, A., Pozzo, I., Dobboletta, E., Atencia, V., Barreto, D., Calliari, F., Fidalgo, A. and Lima, D., 2018. Impact of a remote lab on teaching practices and student learning. *Computers & Education*, 126, pp.201-216.

Morgan, F., Cawley, S., Coffey, A., Callaly, F., Lyons, D., O'Loughlin, D., Krewer, F., Dwivedi, M., Marechal, K., De Santana, E.G. and Neelen, M., 2014, October. viciLogic: Online learning and prototyping platform for digital logic and computer architecture. In *eChallenges e-2014 Conference Proceedings* (pp. 1-9). IEEE.

Appendix

Appendix A: Online Resources

All online resources related to this project:

Description	Link
PYNQ SoC Builder GitHub Repository	<u>GitHub</u>
HDLGen-ChatGPT GitHub Repository	<u>GitHub</u>
Project Kanban	<u>GitHub</u>
Logicademy (HDLGen-ChatGPT GitHub Organisation)	<u>GitHub</u>
Installation Guide (Text)	GitHub README
Installation Guide (Video)	<u>YouTube</u>
Creating an Ngrok account	GitHub PDF
Installing Ngrok on PYNQ FPGA	<u>YouTube</u>
Capturing 2-to-1 Mux in HDLGen-ChatGPT	YouTube GitHub
Building 2-to-1 Mux in PYNQ SoC Builder	<u>YouTube</u>
RISC-V Arithmetic Logic Unit (ALU)	YouTube GitHub
4-bit Counter	YouTube GitHub
Single Shot	YouTube GitHub

Table 9 List of all available online resources produced for this project