


# Unit III - Basic Processing Unit



- Instruction Set Processor (ISP)
- Central Processing Unit (CPU)
- A typical computing task consists of a series of steps specified by a sequence of machine instructions that constitute a program.
- An instruction is executed by carrying out a sequence of more rudimentary operations.



# Some Fundamental Concepts





- Processor fetches one instruction at a time and perform the operation specified.
- Instructions are fetched from successive memory locations until a branch or a jump instruction is encountered.
- Processor keeps track of the address of the memory location containing the next instruction to be fetched using <u>Program</u> Counter (PC).
- Instruction Register (IR)



#### **Executing an Instruction**

• Fetch the contents of the memory location pointed to by the PC. The contents of this location are loaded into the IR (fetch phase).

• Assuming that the memory is byte addressable, increment the contents of the PC by 4 (fetch phase).

 Carry out the actions specified by the instruction in the IR (execution phase).





Figure 7.1. Single-bus organization of the datapath inside a processor.



#### **Executing an Instruction**

- Transfer a word of data from one processor register to another or to the ALU.
- Perform an arithmetic or a logic operation and store the result in a processor register.
- Fetch the contents of a given memory location and load them into a processor register.
- Store a word of data from a processor register into a given memory location.

### 7.1.1 Register Transfers Internal processor bus






Figure 7.2. Input and out the garriant of the Fegisters in Figure 7.1.



## **Register Transfers**

All operations and data transfers are controlled by the processor clock.




Figure 7.3. Input and output gating for one register bit.

## 7.1.2 Performing an Arithmetic or Logic Operation



- The ALU is a combinational circuit that has no internal storage.
- ALU gets the two operands from MUX and bus.
   The result is temporarily stored in register Z.
- What is the sequence of operations to add the contents of register R1 to those of R2 and store the result in R3?
  - 1. R1out, Yin
  - 2. R2out, SelectY, Add, Zin
  - 3. Zout, R3in

## 7.1.3 Fetching a Word from Memory

MOV LOCA, RI

Address into MAR; issue Read operation; data into MDR.




Figure 7.4. Connection and control signals for register MDR.





- The response time of each memory access varies (cache miss, memory-mapped I/O,...).
- To accommodate this, the processor waits until it receives an indication that the requested operation has been completed (Memory-Function-Completed,

MFC).

- Move (R1), R2
- MAR ← [R1] \(\begin{align\*}
  \text{
  \text{
  \text{
  MAR \(\text{
  \text{
  \text{
- > Start a Read operation on the memory bus
- Wait for the MFC response from the memory
- Load MDR from the memory bus
- > R2 ← [MDR]

#### Move (R1), R2

R1<sub>out</sub>, MAR<sub>in</sub>, Read

MDR<sub>inE</sub>, WFMC






Figure 7.5. Timing of a memory Read operation.

## 7.1.4 Storing a Word in Memory








R1<sub>out</sub>, MAR<sub>in</sub>



MDR<sub>outE</sub>, WFMC 1. Pront, MARIN 2 Report, MDRIN, WITTER 3. MORONER, WMEC








**Execution of a Complete** 

Instruction



- Add (R3), R1
- Fetch the instruction
- Fetch the first operand (the contents of the memory location pointed to by R3)
- Perform the addition
- Load the result into R1




Figure 7.2. Input and output gating for the legisters in Figure 7.1.

## **Execution of a Complete Instruction**

Add (R3), R1

Step	Action
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4,Add, Z <sub>in</sub>
2	$Z_{out}$ , $PC_{in}$ , $Y_{in}$ , WMF C
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	R3 <sub>out</sub> , MAR <sub>in</sub> , Read
5	$R1_{out}$ , $Y_{in}$ , WMF C
6	MDR <sub>out</sub> , SelectY, Add, Z <sub>in</sub>
7	Z <sub>out</sub> , R1 <sub>in</sub> , End




Figure 7.6. Control sequence or execution of the instruction Add (R3),R1.

C.Bala Subramanian, AP/CSE, KLU

17

Figure 7.1. Single-bus organization of the datapath inside a processor.

## **Execution of Branch Instructions**



- A branch instruction replaces the contents of PC with the branch target address, which is usually obtained by adding an offset X given in the branch instruction.
- The offset X is usually the difference between the branch target address and the address immediately following the branch instruction.
- Conditional branch

## **Execution of Branch Instructions**



#### **Step Action**

1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub>
2	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMF C
3	MDR $_{\rm out}$ , IR $_{\rm in}$
4	Offset-field-of-IR $_{\rm out}$ , Add, Z $_{\rm in}$
5	Z <sub>out</sub> , PC <sub>in</sub> , End

Figure 7.7. Control sequence for an unconditional branch instruction.

## **Multiple-Bus Organization**






Figure 7.8. Three-b us or ganization of the datapath.





Add R4, R5, R6


Step A	Action
1	PC <sub>out</sub> , R=B, MAR <sub>in</sub> , Read, IncPC
2	WMFC
3	MDR <sub>outB</sub> , R=B, IR <sub>in</sub>
4	R4 <sub>outA</sub> , R5 <sub>outB</sub> , SelectA, Add, R6 <sub>in</sub> , End

Figure 7.9. Control sequence for the instruction. Add R4,R5,R6, for the three-bus organization in Figure 7.8.

### Quiz

 What is the control sequence for execution of the instruction

Add R1, R2 including the instruction fetch phase? (Assume single bus architecture)



22

## **Hardwired Control**





- To execute instructions, the processor must have some means of generating the control signals needed in the proper sequence.
- <u>Two categories</u>: hardwired control and microprogrammed control
- Hardwired system can operate at high speed; but with little flexibility.

## **Control Unit Organization**







Figure 7.10. Control unit organization. C.Bala Subramanian, AP/CSE, KLU

Control signals

## **Detailed Block Description**



26





Figure 7.11. Separation of the decoding and encoding functions.





• 
$$Z_{in} = T_1 + T_6 \cdot ADD + T_4 \cdot BR + ...$$





Figure 7.12. Generation of the  $Z_{in}$  control signal for the processor in Figure 7.1. C.Bala Subramanian, AP/CSE, KLU





• End =  $T_7$  • ADD +  $T_5$  • BR +  $(T_5$  • N +  $T_4$  •  $\overline{N})$  • BRN +...




Figure 7.13. Generation of the End control signal.

## **A Complete Processor**






Figure 7.14. Block diagram of a complete processor

# Microprogrammed Control







- <u>Microprogrammed Control</u>: In which control signals are generated by a program similar to machine language programs.
- <u>Control Word (CW)</u>: is a word whose individual bits represents the various control signals.
- <u>Microroutine</u>: A sequence of CW's corresponds to the control sequence of a machine instruction constitutes the microroutine for that instruction.
- <u>Microinstructions</u>: Individual control words in this microroutine are referred as microinstuctions.
- <u>Control Store</u>: The microroutines for all instructions in the instruction set of a computer are stored in a special memory.
- <u>Micro Program Counter (μPC)</u>: To read the control words sequentially from the control store, a μPC is used.



- Control signals are generated by a program similar to machine language programs.
- Control Word (CW); microroutine; microinstruction


Micro - instruction	r v	PC in	PC out	MAR in	Read	MDR out	IR in	Y in	Select	Add	Zin	Z out	R1 <sub>out</sub>	R1 <i>in</i>	R3 <sub>out</sub>	WMFC	End	קק
1		0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	
2		1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	
3		0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	
4		0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	
5		0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	
6		0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	
7		0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	



Step	Action
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4,Add, Z <sub>in</sub>
2	$Z_{out}$ , $PC_{in}$ , $Y_{in}$ , WMF C
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	R3 <sub>out</sub> , MAR <sub>in</sub> , Read
5	R1 <sub>out</sub> , Y <sub>in</sub> , WMF C
6	MDR <sub>out</sub> , SelectY, Add, Z <sub>in</sub>
7	Z <sub>out</sub> , R1 <sub>in</sub> , End

Figure 7.6. Control sequence or execution of the instruction Add (R3),R1.

Control store



IR

Starting address generator

Clock

μPC

Control store

Cw

One function cannot be carried out by this simple organization.

Figure 7.16. C. Bala Subramanian AP/CSE VI a microprogrammed control unit.



- The previous organization cannot handle the situation when the control unit is required to check the status of the condition codes or external inputs to choose between alternative courses of action.
- Use conditional branch microinstruction.

Address Microinstruction						
0	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub>					
1	$Z_{out}$ , PC $_{in}$ , Y $_{in}$ , WMF C					
2	MDR $_{ m out}$ , IR $_{ m in}$					
3	Branch to starting address of appropriate microroutine					
25	If N=0, then branch to microinstruction 0					
26	Offset-field-of-IR <sub>out</sub> , SelectY, Add, Z <sub>in</sub>					
27	Z <sub>out</sub> , PC <sub>in</sub> , End					

C.Bala Subramanian, AP/CSE, KLU Figure 7.17. Microroutine for the instruction Branch<0.





Figure 7.18. Organization of the control unit to allow c.Ba**Econditional**Plosanching in the microprogram.





- A straightforward way to structure microinstructions is to assign one bit position to each control signal.
- However, this is very inefficient.
- The length can be reduced: most signals are not needed simultaneously, and many signals are mutually exclusive.
- All mutually exclusive signals are placed in the same group in binary coding.

## **Partial Format for the Microinstructions**



	ıstrı	

F6	F7	F8	
F6 (1 bit)	F7 (1 bit)	F8 (1 bit)	
0: SelectY 1: Select4	0: No action 1: WMFC	0: Continue 1: End	

What is the price paid for this scheme?

C.Bala Subramanian, AP/CSE, KLU

Figure 7.19. An example of a partial format for field-encoded microinstruction:





- Enumerate the patterns of required signals in all possible microinstructions. Each meaningful combination of active control signals can then be assigned a distinct code.
- Vertical organization
  - Highly encoded schemes that use compact codes to specify only a small number of control functions in each micro instructions.
- Horizontal organization
  - Many resource can be controlled with a single microinstructions.





- If all microprograms require only straightforward sequential execution of microinstructions except for branches, letting a µPC governs the sequencing would be efficient.
- However, two disadvantages:
- Having a separate microroutine for each machine instruction results in a large total number of microinstructions and a large control store.
- Longer execution time because it takes more time to carry out the required branches.
- Example: Add src, Rdst
- Four addressing modes: register, autoincrement, autodecrement, and indexed (with indirect forms).




Figure 7.20. Flowchart of a microprogram for the Add sic, Rdst Instruction.





Address (octal)	Microinstruction
000	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select 4, Add, Z <sub>in</sub>
001	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMFC
002	MDR <sub>out</sub> , IR <sub>in</sub>
003	$\mu$ Branch { $\mu$ PC $\leftarrow$ 101 (from Instruction decoder);
	$\mu PC_{5,4} \leftarrow [IR_{10,9}]; \mu PC_3 \leftarrow [\overline{IR_{10}}] \cdot [\overline{IR_{9}}] \cdot [IR_{8}] \}$
121	Rsrc <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z in
122	Z <sub>out</sub> , Rsrc <sub>in</sub>
123	µBranch { µPC ← 170; µPC <sub>0</sub> ← $[\overline{IR_8}]$ }, WMFC
170	MDR <sub>out</sub> , MAR <sub>in</sub> , Read, WMFC
171	MDR <sub>out</sub> , Y <sub>in</sub>
172	Rdst $_{out}$ , SelectY, Add, Z $_{in}$
173	Z <sub>out</sub> , Rdst <sub>in</sub> , End


Figure 7.21. Microinstruction for Add (Rsrc)+,Rdst. *Note:* Microinstruction at location 170 is not executed for this addressing mode.

### Microinstructions with Next-Address Field



- The microprogram we discussed requires several branch microinstructions, which perform no useful operation in the datapath.
- A powerful alternative approach is to include an address field as a part of every microinstruction to indicate the location of the next microinstruction to be fetched.
- Pros: separate branch microinstructions are virtually eliminated; few limitations in assigning addresses to microinstructions.
- Cons: additional bits for the address field (around 1/6)

### Microinstructions with Next-Address Field






Figure 7.22. Microinstruction-sequencing organization.

#### Microinstruction

F0	F1	F2	F3
F0 (8 bits)	F1 (3 bits)	F2 (3 bits)	F3 (3 bits)
Address of next microinstruction	000: No transfer 001: PC <sub>out</sub> 010: MDR <sub>out</sub> 011: Z <sub>out</sub> 100: Rsr <sub>Gut</sub> 101: Rdsţ <sub>ut</sub> 110: TEMP <sub>out</sub>	000: No transfer 001: PG <sub>n</sub> 010: IR <sub>n</sub> 011: Z <sub>in</sub> 100: Rsr <sub>9</sub> 101: Rds <sub>th</sub>	000: No transfer 001: MAR <sub>in</sub> 010: MDR <sub>in</sub> 011: TEMP <sub>in</sub> 100: Y <sub>in</sub>

F4	F5	F6	F7
F4 (4 bits)	F5 (2 bits)	F6 (1 bit)	F7 (1 bit)
0000: Add 0001: Sub ; 1111: XOR	00: No action 01: Read 10: Write	0: SelectY 1: Select4	0: No action 1: WMFC

F8	F9	F10			
F8 (1 bit)	F9 (1 bit)	F10 (1 bit)			
0: NextAdrs 1: InstDec	0: No action 1: OR <sub>mode</sub>	0: No action 1: OR <sub>indsrc</sub>			

C.Bala Subramanian, AP/CSE, KLU Figure 7.23. Format for microinstructions in the example of Section  $\bar{\imath}$ 



# Implementation of the Microroutine



Octal addres	s F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
000	00000001	001	011	001	0000	0 1	1	0	0	0	0
001	00000010	0 1 1	001	100	0000	00	0	1	0	0	0
002	00000011	010	010	000	0000	00	0	0	0	0	0
003	00000000	000	000	000	0000	00	0	0	1	1	0
121	01010010	100	011	0 0 1	0000	01	1	0	0	0	0
122	01111000	0 1 1	100	000	0000	00	0	1	0	0	1
170	01111001	010	000	001	0000	0 1	0	1	0	0	0
171	01111010	010	000	100	0000	00	0	0	0	0	0
172	01111011	101	011	000	0000	00	0	0	0	0	0
173	00000000	0 1 1	101	000	0000	00	0	0	0	0	0

Figure 7.24. Implementation of the microroutine of Figure 7.21 usi next-microinstruction address fie(6 ee Figure 7.23 for encoded sign




Figure 7.25. Some details of the control-signal-generating circuitry.










Figure 7.26. Control circuitry for bit-ORing (part of the decoding circuits in Figure 7.25).

C.Bala Subramanian, AP/CSE, KLU





- Prefetching
- Emulation