

CoreAHBLSRAM v2.2 Release Notes

This document accompanies the production release of CoreAHBLSRAM v2.2. It describes about the features, enhancements, system requirements, supported families, implementations, known issues, and workarounds.

Features

CoreAHBLSRAM is a highly configurable core that provides the following features:

- Configurable memory size. Memory size can be configured from 2048 bytes to 139264 bytes, in steps of 2K bytes for LSRAMs (RAM1Kx18)
- Configurable memory size. Memory size can be configured from 128 bytes to 9216 bytes in steps of 128 bytes for USRAMs (RAM64x18)
- Configurable parameter to utilize either LSRAM or USRAM memory
- Merges multiple SRAM blocks to form large SRAMs or USRAMs
- AHB interface with data width of 32-bits

Delivery Types

A license is not required for using CoreAHBLSRAM v2.2. The complete hardware description language (HDL) source code is provided for the core and testbenches.

Supported Families

- RTG4[™]
- IGLOO[®]2
- SmartFusion[®]2

Supported Tool Flows

This version must be used with Libero[®] System-on-Chip (SoC) software v11.0 or later.

Installation Instructions

Within the Libero SoC software, click **Add Core** in the Catalog to locate and install a local CPZ file, or use the automatic web update feature in Libero SoC. After the CPZ file is installed in the Libero SoC, the core can be instantiated, configured, and generated within SmartDesign for inclusion in the Libero SoC project.

For more information about core installation, licensing, and general use, refer to the Libero SoC Online Help.

Documentation

This release contains a copy of the *CoreAHBLSRAM Handbook*. The handbook describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also implementation suggestions. Refer to the *Libero SoC Online Help* for instructions on obtaining IP documentation.

For more information about Microsemi Intellectual Property, visit http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores. For updates and additional information about Microsemi software, FPGAs, and hardware, visit http://www.microsemi.com.

Supported Test Environments

CoreAHBLSRAM v2.2 supports Verilog user testbench.

Release History

Table 1 lists the release history for CoreAHBLSRAM.

Table 1. Release History

Version	Date	Changes
2.2	March 2016	Fixed bugs and issues as described in Table 2
2.1	December 2014	Added RTG4 and IGLOO2 support
2.0	January 2013	Initial release

Resolved Issues in the v2.2 Release

Table 2. Resolved Issues in the v2.2 Release

SAR Number	Changes
47113	CoreAHBLSRAM simulation results in collisions
69268	Simulation warning messages from CoreAHBLSRAM core
71128	AHBLSRAM doesnot support Burst Transactions
71061	CoreAHBLSRAM utilizes block RAM inefficiently
73458	Configurator allows invalid sizes to be entered without any warning

Resolved Issues in the v2.1 Release

Table 3. Resolved Issues in the v2.1 Release

SAR Number	Changes
43499	The RTL license option was present even when there were no RTL licenses available
50360	Request to change the field name in the GUI (LSRAM Depth)
52379	Duplicate Modules
58550	CoreAHBLSRAM v2.0 only support SmartFusion2

Discontinued Features and Devices

There are no discontinued features or devices.

Known Limitations and Workarounds

There are no known limitations and workarounds.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; Enterprise Storage and Communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.