

RN0236
Release Notes
MIV_RV32 v3.0

Released
October 2020



a  **MICROCHIP** company

Contents

1 Revision History.....	1
1.1 Revision 2.0.....	1
1.2 Revision 1.0.....	1
2 MIV_RV32 v3.0 Release Notes.....	2
2.1 Overview.....	2
2.2 Features.....	2
2.3 Delivery Types.....	2
2.4 Supported Families.....	2
2.5 Installation Instructions.....	2
2.6 Documentation.....	3
2.7 Supported Test Environments.....	3
2.8 Discontinued Features and Devices.....	3
2.9 Known Limitations and Workarounds.....	3

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 2.0

Revision 2.0 of this document was published in October 2020. The following is a summary of changes.

- Changed the core name to MIV_RV32 from MIV_RV32IMC. This configuration neutral name allows for future expansion of support for additional RISC-V ISA extensions.

1.2 Revision 1.0

Revision 1.0 is the first publication of this document published in March 2020.

2 MIV_RV32 v3.0 Release Notes

2.1 Overview

These release notes are issued with the production release of MIV_RV32 v3.0. This document provides details about the features, enhancements, system requirements, supported families, implementations, and known issues and workarounds of the IP.

2.2 Features

MIV_RV32 has the following features:

- Designed for low power FPGA soft-core implementations
- Supports the RISC-V standard RV32I ISA with optional M and C extensions
- Availability of Tightly Coupled Memory, with size defined by address range
- TCM APB Slave (TAS) to TCM
- Boot ROM feature to load an image and run from memory
- External, Timer and Soft Interrupts
- Up to six optional external interrupts
- Vectored and non-vectored interrupt support
- Optional on-chip debug unit with a JTAG interface
- AHBL, APB3, and AXI3/AXI4 optional external bus interfaces

2.3 Delivery Types

No license is required to use MIV_RV32. Complete RTL source code is provided for the core.

2.4 Supported Families

- PolarFire SoC[®]
- PolarFire RT[®]
- PolarFire[®]
- RTG4[™]
- IGLOO[®] 2
- SmartFusion[®] 2

2.5 Installation Instructions

The MIV_RV32 CPZ file must be installed into Libero software. This is done automatically through the Catalog update function in Libero, or the CPZ file can be manually added using the Add Core catalog feature. Once the CPZ file is installed in Libero, the core can be configured, generated, and instantiated within a design for inclusion in the Libero project.

See the Libero SoC Online Help for further instructions on core installation, licensing, and general use.

2.6 Documentation

This release contains a copy of the MIV_RV32 Handbook and RISC-V Specification documents. The handbook describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also implementation suggestions. See the Libero SoC Online Help for instructions on obtaining IP documentation.

A design guide is also included which walks through an example Libero design for PolarFire®.

For updates and additional information about the software, devices, and hardware, visit the Intellectual Property pages on the Microsemi SoC Products Group website:

<http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores>

More information can also be obtained from [MI-V embedded ecosystem](#).

2.7 Supported Test Environments

No testbench is provided with MIV_RV32.

The MIV_RV32 RTL can be used to simulate the processor executing a program using a standard Libero generated testbench.

2.8 Discontinued Features and Devices

None.

2.9 Known Limitations and Workarounds

The following are the limitations and workaround applicable to the MIV_RV32 v3.0 release.

1. The TCM is limited to a maximum size of 256 Kb.
2. To initialize the TCM in PolarFire using the system controller, a local parameter `l_cfg_hard_tcm0_en`, in the `miv_rv32_opsrv_cfg_pkg.v` file should be changed to 1'b1 prior to synthesis. See section 2.7 in MIV_RV32 v3.0 Handbook.
3. Debugging over GPIO using FlashPro 5 should be limited to 10 MHz maximum.
4. Please note the JTAG_TRSTN input is now active low. In previous versions, this input was active high.

**Microsemi**

2355 W. Chandler Blvd.
Chandler, AZ 85224 USA

Within the USA: +1 (480) 792-7200
Fax: +1 (480) 792-7277

www.microsemi.com © 2020 Microsemi and its corporate affiliates. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation and its corporate affiliates. All other trademarks and service marks are the property of their respective owners.

Microsemi's product warranty is set forth in Microsemi's Sales Order Terms and Conditions. Information contained in this publication is provided for the sole purpose of designing with and using Microsemi products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is your responsibility to ensure that your application meets with your specifications. THIS INFORMATION IS PROVIDED "AS IS." MICROSEMI MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROSEMI BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE WHATSOEVER RELATED TO THIS INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROSEMI HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROSEMI'S TOTAL LIABILITY ON ALL CLAIMS IN RELATED TO THIS INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, YOU PAID DIRECTLY TO MICROSEMI FOR THIS INFORMATION. Use of Microsemi devices in life support, mission-critical equipment or applications, and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend and indemnify Microsemi from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microsemi intellectual property rights unless otherwise stated.

Microsemi Corporation, a subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), and its corporate affiliates are leading providers of smart, connected and secure embedded control solutions. Their easy-to-use development tools and comprehensive product portfolio enable customers to create optimal designs which reduce risk while lowering total system cost and time to market. These solutions serve more than 120,000 customers across the industrial, automotive, consumer, aerospace and defense, communications and computing markets. Headquartered in Chandler, Arizona, the company offers outstanding technical support along with dependable delivery and quality. Learn more at **www.microsemi.com**.

51300236