

RN0068
Release Notes
CoreAHBtoAPB3 v3.2



a  **MICROCHIP** company



a  MICROCHIP company

Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com

www.microsemi.com

©2020 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 4.0

Added PolarFire® SoC support.

1.2 Revision 3.0

Added RTG4™ and IGLOO®2 support.

1.3 Revision 2.0

The following is a summary of the changes made in this document.

- Added explicit support for more device families.
- Width of HADDR and PADDR address bus ports increased from 24 bits to 32 bits.

1.4 Revision 1.0

The first publication of this document.

Contents

1	Revision History	3
1.1	Revision 4.0	3
1.2	Revision 3.0	3
1.3	Revision 2.0	3
1.4	Revision 1.0	3
2	CoreAHBtoAPB3 v3.2	5
2.1	Features	5
2.2	Interfaces	5
2.3	Delivery Types	5
2.3.1	Obfuscated	5
2.3.2	RTL	5
2.4	Supported Families	5
2.5	Supported Tool Flows	5
2.6	Installation Instructions	6
2.7	Documentation	6
2.8	Known Issues and Workarounds	6
2.9	Resolved Issues in the v3.2 Release	6

2 CoreAHBtoAPB3 v3.2

These release notes accompany the production release of CoreAHBtoAPB3 v3.2. This document provides details about the features, enhancements, system requirements, supported families, implementations, and known issues and workarounds.

2.1 Features

- Creates a bridge between advanced microcontroller bus architecture (AMBA[®]) advanced high-performance bus (AHB or AHB-Lite) and advanced peripheral bus (APB)
- Connects automatically to CoreAHB/CoreAHBLite and CoreAPB3 in SmartDesign
- Complies with AMBA 3 APB

2.2 Interfaces

CoreAHBtoAPB3 v3.2 supports an AHB or AHB-Lite slave interface connected to an AHB or AHB-Lite mirrored slave interface (as found on, for example, CoreAHB or CoreAHBLite) as well as an AMBA3 APB master interface that connects to an AMBA 3 APB mirrored master interface (as found on, for example, CoreAPB3).

2.3 Delivery Types

CoreAHBtoAPB3 is licensed in two ways: Obfuscated or register transfer level (RTL).

2.3.1 Obfuscated

Complete RTL code is provided for the core, allowing the core to be instantiated with SmartDesign. Simulation, synthesis, and layout can be performed within Libero[®] System-on-Chip (SoC). The RTL code for the core is obfuscated.

2.3.2 RTL

Complete RTL source code is provided for the core.

2.4 Supported Families

- PolarFire[®] SoC
- PolarFire[®]
- SmartFusion[®]2
- SmartFusion[®]
- Microsemi Fusion[®]
- IGLOO[®]
- IGLOOe
- IGLOO PLUS
- ProASIC[®]3
- ProASIC3E
- ProASIC3L
- Axcelerator[®]
- RTAX-S
- IGLOO[®]2
- RTG4[™]

2.5 Supported Tool Flows

Libero software v8.6 or later supports CoreAHBtoAPB3 v3.2.

2.6 Installation Instructions

The CoreAHBtoAPB3 CPZ file must be installed into Libero software. This is done automatically through the Catalog update function in Libero, or the CPZ file can be manually added using the **Add Core** catalog feature. Once the CPZ file is installed in Libero, the core can be configured, generated, and instantiated within SmartDesign for inclusion in the Libero project. For more information, see the *Knowledge Based article*.

To know how to create SmartDesign project using the IP cores, refer to *Libero SoC documents page* and use the latest SmartDesign user guide.

2.7 Documentation

This release contains a copy of the *CoreAHBtoAPB3 Handbook*. The handbook, describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also implementation suggestions. Refer to *Libero SoC documents page* for instructions on obtaining IP documentation.

For updates and additional information, visit the Intellectual Property pages on the Microsemi SoC Products Group website: visit:

<http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores>.

2.8 Known Issues and Workarounds

There are no known issues for CoreAHBtoAPB3 v3.2.

2.9 Resolved Issues in the v3.2 Release

There were no software action requests (SARs) resolved. PolarFire SoC support is added.