

**RN0064**  
**Release Notes**  
**CoreSDR\_AHB v4.4**



a  MICROCHIP company

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

©2020 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

### About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at [www.microsemi.com](http://www.microsemi.com).

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 4.0

Updated the document for CoreSDR\_AHB v4.4. Resolved SARs in CoreSDR\_AHB v4.4 release, see [Table 1](#), page 2.

## 1.2 Revision 3.0

Resolved SARs in CoreSDR\_AHB v4.3 release, see [Table 2](#), page 2.

## 1.3 Revision 2.0

Resolved SARs in CoreSDR\_AHB v4.1 release, see [Table 3](#), page 3.

## 1.4 Revision 1.0

This was the first publication of this document. Created for CoreSDR\_AHB v4.0.

# Contents

---

<b>1</b>	<b>Revision History</b>	<b>1</b>
1.1	Revision 4.0	1
1.2	Revision 3.0	1
1.3	Revision 2.0	1
1.4	Revision 1.0	1
<b>2</b>	<b>CoreSDR AHB</b>	<b>1</b>
2.1	Features	1
2.2	Interfaces	1
2.3	Delivery Types	1
2.3.1	Register Transfer Level (RTL)	1
2.4	Supported Families	1
2.5	Supported Tool Flows	1
2.6	Installation Instructions	1
2.7	Documentation	2
2.8	Supported Test Environments	2
2.9	Resolved Issues in the v4.4 Release	2
2.10	Resolved Issues in the v4.3 Release	2
2.11	Resolved Issues in the v4.1 Release	3
2.12	Discontinued Features and Devices	3
2.13	Known Limitations and Workarounds	3

# Tables

---

Table 1	Resolved SARs in CoreSDR_AHB v4.4 Release .....	2
Table 2	Resolved SARs in CoreSDR_AHB v4.3 Release .....	2
Table 3	Resolved SARs in CoreSDR_AHB v4.1 Release .....	3

## 2 CoreSDR AHB

---

This release notes accompanies the production release of CoreSDR\_AHB IP Core. This document provides details about the features, system requirements, supported families, implementations, and known issues and workarounds.

### 2.1 Features

CoreSDR\_AHB supports the following features:

- Provides high performance, Single Data Rate (SDR) controller for standard SDRAM chips, and dual in-line memory modules (DIMMs)
- Provides synchronous interface and fully pipelined internal architecture
- Supports up to 1024 MB of memory
- Bank management logic monitors the status of up to 8 SDRAM banks
- Support for Advanced High-performance Bus (AHB) slave interface
- Data access of 8, 16, and 32 bits are allowed by masters

### 2.2 Interfaces

Supported interface is AHB Lite.

### 2.3 Delivery Types

No license is required for this core.

#### 2.3.1 Register Transfer Level (RTL)

Complete RTL source code is provided for the core and testbenches.

### 2.4 Supported Families

The following list of families are supported:

- PolarFire® SoC
- PolarFire®
- RTG4™
- IGLOO®2
- SmartFusion®2
- SmartFusion®
- ProASIC®3
- ProASIC3E
- ProASIC3L
- Fusion

### 2.5 Supported Tool Flows

Use Libero SoC v10.0 or later with this CoreSDR\_AHB release.

### 2.6 Installation Instructions

The CoreSDR\_AHB CPZ file must be installed into Libero software. This is done automatically through the Catalog update function in Libero, or the CPZ file can be manually added using the **Add Core** catalog feature. Once the CPZ file is installed in Libero, the core can be configured, generated, and instantiated within SmartDesign for inclusion in the Libero project. Refer to the [Libero SoC Online Help](#) for instructions on core installation, licensing, and general use.

To know how to create SmartDesign project using the IP cores, refer to the [SmartDesign User guide](#).

## 2.7 Documentation

This release contains a copy of the *CoreSDR Handbook*. The handbook, describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also suggests implementation changes. Refer to the [Libero SoC Online Help](#) for instructions on obtaining IP documentation.

For updates and additional information about the software, devices, and hardware, visit the Intellectual Property pages on the Microsemi SoC Products Group website: visit:

<http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores>.

## 2.8 Supported Test Environments

Verilog user testbench.

## 2.9 Resolved Issues in the v4.4 Release

Table 1 lists the Software Action Requests (SARs) that were resolve in the CoreSDR\_AHB v4.4 release.

**Table 1 • Resolved SARs in CoreSDR\_AHB v4.4 Release**

SAR	Description
79466	Added support for RTG4.
31123, 103906, 104483	Updated Handbook with the relevant fixes: <ul style="list-style-type: none"> <li>• REF range</li> <li>• Version number</li> <li>• Review latency parameter calculations</li> </ul>
104010	Added support for AHB Burst transactions. This involves adding two Memory buffer for write and read data path and change control logic for read, write, and Hready and so on. This is a major enhancement.
50630	Updated minimum REF value in GUI to support wider range of values.
91017	CoreSDR addressing, fixed coladdr in the DUT Module sdr_fastsdram.

## 2.10 Resolved Issues in the v4.3 Release

Table 2 lists the Software Action Requests (SARs) that were resolve in the CoreSDR\_AHB v4.3 release.

**Table 2 • Resolved SARs in CoreSDR\_AHB v4.3 Release**

SAR	Description
58830	Added SmartFusion2 and IGLOO2 support.
44307	Wrote a write data into the memory before it latched on the AHB interface.

## 2.11 Resolved Issues in the v4.1 Release

Table 3 lists the SARs that were resolved in the CoreSDR\_AHB v4.1 release.

**Table 3 • Resolved SARs in CoreSDR\_AHB v4.1 Release**

SAR	Description
19346	Added support to IGLOO, IGLOOe, IGLOO PLUS, and SmartFusion device family.

## 2.12 Discontinued Features and Devices

VHDL support has been discontinued in this release.

## 2.13 Known Limitations and Workarounds

There are no known issues in this release.