

RN0127
Release Notes
CoreSGMII v3.3



a  **MICROCHIP** company



a  MICROCHIP company

Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com

www.microsemi.com

©2020 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 5.0

Added PolarFire® SoC support.

1.2 Revision 4.0

Updated changes related to CoreSGMII v3.2.

1.3 Revision 3.0

Updated changes related to CoreSGMII v3.1.

1.4 Revision 2.0

Updated changes related to CoreSGMII v3.0.

1.5 Revision 1.0

Revision 1.0 was the first publication of this document. Created for CoreSGMII v2.0.

Contents

1	Revision History	3
1.1	Revision 5.0	3
1.2	Revision 4.0	3
1.3	Revision 3.0	3
1.4	Revision 2.0	3
1.5	Revision 1.0	3
2	CoreSGMII v3.3	6
2.1	Overview	6
2.2	Features	6
2.3	Interfaces	6
2.4	Delivery Types	6
2.5	Supported Families	6
2.6	Supported Tool Flows	6
2.7	Installation Instructions	6
2.8	Documentation	7
2.9	Supported Test Environments	7
2.10	Resolved Issues in the v3.3 Release	7
2.11	Resolved Issues in the v3.2 Release	7
2.12	Resolved Issues in the v3.1 Release	7
2.13	Resolved Issues in the v3.0 Release	7
2.14	Discontinued Features and Devices	7
2.15	Known Limitations and Workarounds	7

Tables

Table 1	Resolved Issues in the v3.2 Release	7
Table 2	Resolved Issues in the v3.1 Release	7
Table 3	Resolved Issues in the v3.0 Release	7

2 CoreSGMII v3.3

2.1 Overview

These release notes accompany the production release of CoreSGMII v3.3. This document provides details about the features, enhancements, system requirements, supported families, implementations, and known issues and workarounds.

2.2 Features

- Full-duplex support for 1000 Mbps operation
- Full and half-duplex support for 10/100 Mbps operation
- GMII for interfacing to a MAC
- MDIO interface to configure and monitor
- Implements 8b/10b encoding and decoding
- Clause 37 Auto-Negotiation
- Ten Bit Interface
- Comma alignment

2.3 Interfaces

IEEE 802.3 gigabit media independent interface (G/MII), MDIO interface, and Ten Bit Interface.

2.4 Delivery Types

CoreSGMII is available in two modes:

- Evaluation (Free)
- Obfuscated (Licensable)

2.5 Supported Families

- PolarFire® SoC
- PolarFire®
- RTG4™
- IGLOO®2
- SmartFusion®2

2.6 Supported Tool Flows

- CoreSGMII v3.3 requires Libero® System-on-Chip (SoC) software v11.7.3.
- Microsemi® SoC Products Group Libero software v11.7.3 can be used with CoreSGMII.

Note: CoreSGMII is compatible with Libero System-on-Chip (SoC).

2.7 Installation Instructions

The CoreSGMII CPZ file must be installed into Libero software. This is done automatically through the Catalog update function in Libero, or the CPZ file can be manually added using the **Add Core** catalog feature. Once the CPZ file is installed in Libero, the core can be configured, generated, and instantiated within SmartDesign for inclusion in the Libero project. For more information, see the [Knowledge Based article](#).

To know how to create SmartDesign project using the IP cores, refer to [Libero SoC documents page](#) and use the latest SmartDesign user guide.

2.8 Documentation

This release contains a copy of the *CoreSGMII Handbook*. The handbook, describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also implementation suggestions. Refer to *Libero SoC documents page* for instructions on obtaining IP documentation.

For updates and additional information, visit the Intellectual Property pages on the Microsemi SoC Products Group website: visit:

<http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores>.

2.9 Supported Test Environments

The following test environments are supported:

- Verilog user testbench

2.10 Resolved Issues in the v3.3 Release

There were no software action requests (SARs) resolved. PolarFire SoC support is added.

2.11 Resolved Issues in the v3.2 Release

Table 1 • Resolved Issues in the v3.2 Release

SAR Number	Changes
87216	To add support for RTG4 family.

2.12 Resolved Issues in the v3.1 Release

Table 2 • Resolved Issues in the v3.1 Release

SAR Number	Changes
77385	Add RX_SLIP output port and remove the barrel shift word aligner for the PolarFire case.
82706	CoreSGMII needs to be updated for RX SLIP enable or disable support.

2.13 Resolved Issues in the v3.0 Release

Table 3 • Resolved Issues in the v3.0 Release

SAR Number	Changes
75226	Support for a single 125MHz TBI receive clock.
75233	To add support for PolarFire family.

2.14 Discontinued Features and Devices

62.5 MHz PMA clocks have been replaced with 125 MHz PMA clock.

2.15 Known Limitations and Workarounds

There are no known limitations and workarounds.