CoreReset_PF v2.1

Handbook





Table of Contents

Introduction	3
Key Features	3
Supported Families	
Core Version	3
Utilization and Performance	4
	_
Design Description	5
I/O Signals	5
Tool Flows	7
Licensing	
SmartDesign	
Simulation Flows	7
Synthesis in Libero SoC	8
Place-and-Route in Libero SoC	8
List of Changes	9
Product Support	10
Customer Service	10
Customer Technical Support Center	10
Technical Support	
Website	10
Contacting the Customer Technical Support Center	10
ITAR Technical Support	11



Introduction

CoreReset_PF will allow synchronization of the resets to the user-specified clock domain into which each reset is feeding, so that while assertion is asynchronous, negation is synchronous to the clock. A diagram of CoreReset_PF shown in Figure 1.




Figure 1 CoreReset_PF Block Diagram

Key Features

Following are the key features:

- Generates a reset which is asserted asynchronously by one of multiple potential sources and which
 negates scynchronously to a specified clock. This ensures that recovery time of downstream logic is met
 and that all flip flops come out of reset in the same clock period.
- Multiple reset can be used such as external gpio, phase lock loop lock or init done in conjunction with the master reset from the system controller (via CORESYSSERVICES_PF).

Supported Families

This version of CoreReset_PF supports the following FPGA families:

PolarFire

Core Version

This handbook supports CoreReset_PF version 2.1.



Utilization and Performance

CoreReset_PF has been implemented for the PolarFire device family. A summary of the implementation data for CoreReset_PF is listed in Table 1.

Table 1 CoreReset_PF Device Utilization and Performance

	Tiles			Utilizatio		
Family	Sequential	Combinatorial	Total	Device	Total %	Performance MHz
PolarFire	2	3	5	MPF300T	0.000012	160

Note: Data in this table were achieved using default synthesis and layout settings. Top-level parameters/generics were left at their default values.



Design Description

I/O Signals

The port signals for the CoreReset_PF macro are shown in Figure 2 and defined in Table 2.




Figure 2 CoreReset_PF I/O Signal Diagram

Table 2 CoreReset_PF I/O Signal Descriptions

Port Name	Туре	Description
EXT_RESET_N	In	Active low reset input from GPIO or HSIO. Optional, if not used this must be tied high.
CLK	In	Clock input from system, recovered or different clock domain.
PLL_LOCK	In	PLL Lock signal from Clock Conditioning Circuit. Optional, only used in systems which need to support flash freeze. If not used, must be tied low.
FF_US_RESTORE	In	Optional. Only used in the systems which need to support flash freeze. If not used, must be tied low.
SS_BUSY	In	When asserted, reset from PLL_LOCK or EXT_RESET_N are ignored. This ensures that no reset occurs whilst PLL is re-acquiring lock during flash freeze exit. Optional
INIT_DONE	In	When signal asserts the initialization of the device is complete. This signal should be connected to one of the PF_INIT_MONITOR signals. These signal come from the system controller and must be used as they provide the master reset for the system.
FABRIC_RESET_N	Out	This is the output reset, which may be used to reset user logic in the fabric. It is an active low reset, which asserts asynchronously, but negates synchronously to CLK.

Notes:

^{1.} All signals are active High (logic 1) unless otherwise noted.



Tool Flows

Licensing

CoreReset_PF is license free.

RTL

Complete RTL source code is provided for the core and testbenches.

SmartDesign

CoreReset_PF is preinstalled in the SmartDesign IP Deployment design environment. For information on using the SmartDesign to instantiate and generate cores, refer to the *Using DirectCore in Libero SoC User Guide*.



Figure 3 CoreReset_PF Full I/O View

Simulation Flows

The User Testbench for CoreReset_PF is included in all releases.

To run simulations, select the **User Testbench** flow within **SmartDesign CoreReset_PF** configuration GUI, right-click the canvas, and select **Generate Design**.

When SmartDesign generates the design files, it will install the user testbench files.

To run the user testbench, Set the design root to the CoreReset_PF instantiation in the Libero® System-on-Chip (SoC) design hierarchy pane and click the Simulation icon in the Libero SoC Design Flow window. This will invoke ModelSim® and automatically run the simulation.



Synthesis in Libero SoC

After setting the design root appropriately for your design, click the **Synthesis** icon in the Libero SoC. The Synthesis window appears, displaying the Synplicity® project. Set Synplicity to use the Verilog 2001 standard if Verilog is being used. To run Synthesis, click the **Run** icon.

Place-and-Route in Libero SoC

After setting the design root appropriately for the design, and after running Synthesis, click the **Layout** icon in the Libero SoC software to invoke Designer. CoreReset_PF requires no special place-and-route settings.



List of Changes

The following table lists critical changes that were made in each revision of the document.

Table 3 List of changes

Date	Change	Page
1 st December 2017	Updated core version to 2.1	N/A



Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call **800.262.1060**From the rest of the world, call **650.318.4460**Fax, from anywhere in the world **650.318.8044**

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/designsupport/fpga-soc-support.

Website

You can browse a variety of technical and non-technical information on the Microsemi SoC Products Group home page, at http://www.microsemi.com/soc/.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.

My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.



Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.