

# CoreGPIO v3.0 Release Notes

This is the production release for the CoreGPIO IP core. These release notes describe the features and enhancements for CoreGPIO v3.0. They also contain information about system requirements, supported families, implementations, and known issues and workarounds.

## Features

CoreGPIO provides an advanced peripheral bus (APB) register-based interface to up to 32 general purpose inputs and 32 general purpose outputs. The input logic contains a simple 3-stage synchronization circuit and the output is set synchronously. Each bit can be set to either a fixed or register-based configuration via top-level parameters, including input type, interrupt type/enable, and output enable.

## Key Features

CoreGPIO v3.0 has the following key features:

- Advanced microcontroller bus architecture (AMBA) 2 APB support, forward compatibility with AMBA 3 APB
- 8-, 16-, or 32-bit APB data width
- 1 to 32 bits of I/O for all APB-width configurations
- Fixed or configurable interrupt generation:
  - Negative edge
  - Positive edge
  - Both edges
  - Level high
  - Level low
- Parameter-configurable for single-interrupt signal or up to 32-bit wide interrupt bus
- Fixed or configurable I/O type (input, output, or both)
- Configurable output enable (internal or external implementation)

## Interfaces

CoreGPIO is available with an AMBA APB register interface.

## Documentation

This release contains a copy of the *CoreGPIO Handbook*, which describes the core functionality, gives step-by step instructions on how to simulate, synthesize, and place-and-route the core, and includes implementation suggestions.

For updates and additional information about the software, devices, and hardware, visit the Intellectual Property pages on the Actel website at <http://www.actel.com>.

## Delivery Types

CoreGPIO is licensed in two ways: Obfuscated and RTL.

### **Obfuscated**

Complete RTL code is provided for the core, enabling the core to be instantiated with SmartDesign. Simulation, Synthesis, and Layout can be performed with Actel Libero® Integrated Design Environment (IDE). The RTL code for the core is obfuscated.

### **RTL**

Complete RTL source code is provided for the core and testbenches. A license is required, contact Actel to obtain a license.

## Supported Families

- IGLOO®
- IGLOOe
- IGLOO nano
- IGLOO PLUS
- ProASIC® 3
- ProASIC3 nano
- ProASIC3L
- Fusion
- ProASIC<sup>PLUS</sup>®
- Axcelerator®
- RTAX-S

## Supported Tool Flows

This version should be used with Libero® Integrated Design Environment (IDE) v8.5 SP1 or later.

## Installation Instructions

The CoreGPIO CCZ file must be installed into Libero IDE. Within Libero IDE, click the **Add Core** button in the Catalog to locate and install a local CCZ file, or use the automatic web update feature in Libero IDE. Once the CCZ file is installed in Libero IDE, the core can be instantiated, configured, and generated within SmartDesign for inclusion in your Libero IDE project. Refer to the Libero IDE online help for further instructions on core installation, licensing, and general use.

## Release History

Table 1 provides the release history of CoreGPIO.

Table 1 · CoreGPIO Release History

| Version | Date        | Changes   |
|---------|-------------|---|
| 3.0     | August 09   | Updated for Libero IDE v8.5.<br>Fixed issues as described in <a href="#">Table 2 on page 3</a> .<br>Added variable APB data width support.<br>Added per-bit configurability.<br>Added interrupt generation.<br>Added output enable. |
| 2.0     | July 08     | Minor fixes.  |
| 1.2     | August 07   | Added support for GPIO widths other than 8 bits.  |
| 1.0     | December 05 | First production release.   |

## Resolved Issues in the v3.0 Release

Table 2 lists the software action requests (SARs) that were resolved in the CoreGPIO v3.0 release.

Table 2 · Resolved Issues in the v3.0 Release

| SAR Number     | Description   |
|----------------|---|
| 11663<br>11759 | Added 8-, 16-, 32-bit mode to testbench.            |
| 11959          | Added handbook to core package.                     |
| 11593          | Split VHDL package and VHDL top-level entity.       |
| 11805          | Added support for reset value configuration.        |
| 11689<br>11475 | Added support for 8-, 16-, and 32-bit mode in core. |

## Resolved Issues in the v2.0 Release

No resolved issues in the v2.0 release.

## Resolved Issues in the v1.2 Release

No resolved issues in the v1.2 release.

## Known Limitations and Workarounds

There are no known limitations or workarounds in the CoreGPIO v3.0 release.

Actel, IGLOO, Actel Fusion, ProASIC, Libero, Pigeon Point and the associated logos are trademarks or registered trademarks of Actel Corporation. All other trademarks and service marks are the property of their respective owners.



**Actel is the leader in low-power and mixed-signal FPGAs and offers the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at [www.actel.com](http://www.actel.com).**

**Actel Corporation** • 2061 Stierlin Court • Mountain View, CA 94043 • USA

Phone 650.318.4200 • Fax 650.318.4600 • Customer Service: 650.318.1010 • Customer Applications Center: 800.262.1060

**Actel Europe Ltd.** • River Court, Meadows Business Park • Station Approach, Blackwater • Camberley Surrey GU17 9AB • United Kingdom

Phone +44 (0) 1276 609 300 • Fax +44 (0) 1276 607 540

**Actel Japan** • EXOS Ebisu Building 4F • 1-24-14 Ebisu Shibuya-ku • Tokyo 150 • Japan

Phone +81.03.3445.7671 • Fax +81.03.3445.7668 • <http://ljp.actel.com>

**Actel Hong Kong** • Room 2107, China Resources Building • 26 Harbour Road • Wanchai • Hong Kong

Phone +852 2185 6460 • Fax +852 2185 6488 • [www.actel.com.cn](http://www.actel.com.cn)