HB0091 Handbook Core1553BRM v4.3





a MICROCHIP company

Microsemi Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com

www.microsemi.com

©2021 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.



Contents

1	Revis	sion History	1
	1.1	Revision 5.0	1
	1.2	Revision 4.0	1
	1.3	Revision 3.0	1
	1.4	Revision 2.0	
	1.5	Revision 1.0	
2	Introd	duction	2
_	2.1	Reference Documents	
	2.1	Version	
	2.3	Verification and Compliance	
	2.4	Device Requirements	
	2.5	External Components	
	2.6	MIL-STD-1553B Bus Overview	
	2.7	Word Formats	
	2.8	Message Types	13
3	Func	tional Description	14
	3.1	Registers	15
	3.2	Core Operation	
	3.3	Loopback Tests	16
	3.4	Bus Transceivers	
	3.5	Typical System and Memory Requirements	16
		3.5.1 Memory Management	
4	Tool	Flows	19
	4.1	Licenses	19
		4.1.1 Evaluation	
		4.1.2 Obfuscated	
		4.1.3 RTL	
	4.2	Pre-compiled Libraries	
	4.3	SmartDesign	
	4.4	Simulation Flows	
	4.5	Synthesis in Libero IDE/SoC	
	4.6	Place-and-Route in Libero IDE/SoC	21
5	Interf	ace Descriptions	22
	5.1	Parameters on Core1553BRM	22
	5.2	I/O Signal Descriptions	23
		5.2.1 1553B Bus Interface	
		5.2.2 Core Setup Signals	
		5.2.3 Remote Terminal Command Legalization Interface	
		5.2.4 Control and Status Signals	
		5.2.5 CPU Interface	
		5.2.7 Miscellaneous I/O	
	5.3	Backend Memory Interface Timing	



Microsem	
a MICROCHIP company	

b	interia	ce riming.		29
	6.1	CPU Interface	Timing	29
	6.2	Memory Timing	g	31
	6.3		Times	
	6.4	•	oopback Delays	
	6.5		ments	
		•		
	6.6	Metastability S	ynchronization	36
7	Core1	553BRM Or	peration as a Bus Controller	37
'	7.1	-		
	7.2		ble Message Processing	
			age Scheduling	
			gg	
			natic Retry	
	7.3		essage Processing	
	7.3 7.4			
		-		
	7.5	•	ure	
	7.6		cks	
			ol Word	
			nand Words	
			s Word	
			h Address	
			· Value	
	7.7		A Operation	
	• • •	0.15 1000	TOPOLARION	
8	Core1	553BRM Op	peration as a Remote Terminal	44
	8.1	Overview		44
	8.2			
	0.2		ing	
			Ping Pong	
			ar Buffers	
		8.2.4 Broad	Icast	44
		8.2.5 Interru	upt History	44
		8.2.6 Messa	age Information	44
	8.3		essage Processing	
			ol	44
			Interface	_
			te Terminal Address	
				_
	8.4	Registers		46
	8.5	Memory Struct	ure	47
	8.6	Descriptor Bloc	cks	48
		8.6.1 Contro	ol Word	49
		8.6.2 Broad	Icast Data Pointer	50
	8.7	Data Buffer Str	ructure	50
			age Information Word	
			Tag	
			Codes	
			Buffer Operation	
			ed	
		•	Pong Buffer Operation	
			ar Buffer Operation	
		8.7.8 Mode	1 – Combined Storage	54



T		Mi	Cľ	0	se	n	7
2	(T) A	Aicne	חכשו		mn	an.	,

		8.7.9	Mode 2 – Segregated Storage	
		8.7.10	Current Data Address Pointer	55
		8.7.11 8.7.12	The MIB Base Address and Pointer	
	0.0			
	8.8	IVIIL-51L	D-1553A Operation	50
9	Core1	553BR	M Operation as a Bus Monitor	. 57
	9.1		v	
	9.2		s	
	0.2	9.2.1	Message Information	
		9.2.2	Combined RT/BM Operation	
	9.3	Control	and Message Processing	57
	9.4	Register	'S	58
	9.5	Memory	Structure	58
	9.6	-	Blocks	
		9.6.1	Message Information Word	
		9.6.2	Command Words	
		9.6.3	Data Pointer	
		9.6.4 9.6.5	Status Words	
	9.7		D-1553A Operation	
	9.7	MIL-ST	J-1553A Operation	60
10	Core1	553BR	M Registers	. 61
	10.1		n Control Registers	
	10.1	10.1.1	Register 00 – Control	
		10.1.2	Register 01 – Operation and Status	
		10.1.3	Register 02 – Current Command	
		10.1.4	Register 03 – Interrupt Mask	
		10.1.5	Register 04 – Pending Interrupt	
		10.1.6 10.1.7	Register 05 – Interrupt Pointer	
		10.1.7	Register 32 – Enhanced Features Register	
	10.2		ntroller–Specific Registers	
		10.2.1	Register 07 – Minor Frame Timer Register	
		10.2.2	Register 08 – Command Block Pointer	71
		10.2.3	Register 10 – Not Implemented	71
	10.3		Terminal–Specific Registers	
		10.3.1	Register 07 – Time Tag Register	
		10.3.2 10.3.3	Register 08 – Descriptor Pointer	71 72
		10.3.4	Register 16:31 – RT Legalization Registers	
	10.4		nitor–Specific Registers	
	10.1	10.4.1	Register 11 – Monitor Command Pointer	
		10.4.2	Register 12 – Monitor Data Pointer	74
		10.4.3	Register 13 – Monitor Block Count	
		10.4.4	Register 14 – Monitor Filter A	
		10.4.5	Register 15 – Monitor Filter B	
	10.5	Interrupt	s	75
11	Fnhan	rced O	peration	77
1.1				
	11.1		ntroller GOTO Enhancements	
	11.2		Terminal Ping Pong Operation	
	11.3	iviemory	Access Sequence	/8
12	Testbe	ench O	peration and Modification	. 80



) IVII	cros	sem
a (Micho		mnany

	12.1	Testbenches Provided	80
	12.2	Verification Testbench	80
	12.3	Supported Commands	81
	12.4	Command Files	85
	12.5	VHDL User Testbench	86
	12.6	Verilog User Testbench	87
13	Impler	nentation Hints	89
	13.1	Clock and Reset Networks	89
	13.2	RT Legalization Registers	89
	13.3	Shared versus Own Memory	90
		13.3.1 Shared Memory	
		13.3.2 Own Memory	
	13.4	Transceivers	91
14	Legac	y Mode Operation	92
	14.1	Core Operation	92
	14.2	Legacy Mode	
1 E	\/orific	ation Toots Corried Out	06
15	verilic	ation Tests Carried Out	90
16	SuMM	IIT Differences	98
		A1	
17	ACKV.	AL and WAITVAL Setting	01
18	Orderi	ng Information	08
		Ordering Codes	



Figures

Figure 1	Typical Core1553BRM Application	. 2
Figure 2	1553B Word Formats	12
Figure 3	1553B Message Formats	
Figure 4	Core1553BRM Block Diagram (all optional blocks included)	14
Figure 5	Core1553BRM with Its Own Memory	16
Figure 6	Core1553BRM Using Shared Memory	
Figure 7	Core1553BRM Configuration within SmartDesign	
Figure 8	CPU Interface Register Read Cycle	
Figure 9	CPU Interface Register Read Cycle – RT Legalization Registers Using Memory	
Figure 10	CPU Interface Register Write Cycle	
Figure 11	CPU Interface Memory Read Cycle	
Figure 12	CPU Interface Memory Write Cycle	
Figure 13	Interrupt Timing (INTLÉVEL = 1)	
Figure 14	Interrupt Timing (INTLEVEL = 0)	
Figure 15	Asynchronous Memory Read Cycle	
Figure 16	Asynchronous Memory Write Cycle	
Figure 17	Synchronous Memory Read Cycle	
Figure 18	Synchronous Memory Write Cycle	
Figure 19	Synchronous Memory Read Cycle with MEMGNTn Active	
Figure 20	Memory Grant Timeout	
Figure 21	Memory Wait Timeout	
Figure 22	RT Legalization Interface	
Figure 23	BUSY Signal Assertion by BC	
Figure 24	BUSY Signal Assertion by RT	
Figure 25	BUSY Signal Assertion by MT	
Figure 26	Core Reset by RSTINn Input	
Figure 27	Core Reset by Control Register	
Figure 28	BUSRESET Signal Assertion	
Figure 29	Control Word	
Figure 30	Remote Terminal Memory Map	
Figure 31	Descriptor Block Control Words	
Figure 32	Data Pointer A or B	
Figure 33	Broadcast Data Pointer	
Figure 34	Message Information Word	
-	Message Information Word	
Figure 35 Figure 36	Register 00 – Control	
Figure 37	Register 01 – Operation and Status	
-	Register 02 – Current Command	
Figure 38		
Figure 39	Register 03 – Interrupt Mask	
Figure 40	Register 04 – Pending Interrupt	
Figure 41	Register 05 – Interrupt Pointer	
Figure 42	Register 06 – Built-In Test Register	
Figure 43	Register 32 – Enhanced Features	
Figure 44	Register 07 – Minor Frame Timer Register	
Figure 45	Register 08 – Command Block Pointer	
Figure 46	Register 07 – Time Tag Register	
Figure 47	Register 08 – Descriptor Pointer	
Figure 48	Register 09 – Status Word Register (for MIL-STD-1553A)	
Figure 49	Register 09 – Status Word Register (for MIL-STD-1553B)	
Figure 50	Register 11 – Monitor Command Pointer	
Figure 51	Register 12 – Monitor Data Pointer	
Figure 52	Register 13 – Monitor Block Count	
Figure 53	Register 14 – Monitor Filter A	
Figure 54	Register 15 – Monitor Filter B	. /5



Figure 55	Memory Access Sequence	8
Figure 56	Memory Access Sequence (continued)	
Figure 57	Verification Testbench	0
Figure 58	User VHDL Testbench	
Figure 59	User Verilog Testbench8	7
Figure 60	Core1553BRM with Shared Memory	0
Figure 61	Core1553BRM with Its Own Memory	1
Figure 62	Legacy Mode Wrapper	3



Tables

Table 1	Device Utilization - ProASICplus Family	. 3
Table 2	Device Utilization - ProASIC3 Family	. 4
Table 3	Device Utilization - ProASIC3E Family	
Table 4	Device Utilization - IGLOO Family	
Table 5	Device Utilization - IGLOOE Family	
Table 6	Device Utilization - Fusion Family	
Table 7	Device Utilization - SmartFusion Family	
Table 8	Device Utilization - SmartFusion2 Family	
Table 9	Device Utilization - IGLOO2 Family	
Table 10	Device Utilization - Axcelerator Family	
Table 11	Device Utilization – RT Axcelerator Family	
Table 12	Device Utilization – SXA Family	
Table 13	Device Utilization – RT SXA Family	
Table 14	Device Utilization – RTG4 Family	
Table 15	Device Utilization - PolarFire Family	
Table 16	Registers Address Map	
Table 17	Core Parameters	
Table 18	Bus Interface Signals	
Table 19	Core Setup Signals	
Table 20	Remote Terminal Command Legalization Interface	
Table 21	Control and Status Signals	
Table 22	CPU Interface Signals	
Table 23	Backend Signals	
Table 24	Miscellaneous I/O	
Table 25	Memory Access Burst Lengths	
Table 26	RT Mode	
Table 27	Memory Access Requirements (BETIMING = 0)	
Table 28	Memory Access Requirements (BETIMING = 1)	
Table 29	RT Response Times	
Table 30	Transceiver Loopback Requirements	
Table 31	Register/Bit Applicability Map for Core153BRM as Bus Controller	
Table 32	Command Block Architecture	
Table 33	Bits 11:10 Retry Settings	
Table 34	Opcodes	
Table 35	Register/Bit Applicability Map for Core1553BRM as Remote Terminal	
Table 36	Descriptor Block Starting Addresses	
Table 37	Mode Codes	
Table 38	MIB Base Address and Pointer Format	
Table 39	Register/Bit Applicability Map for Core1553BRM as Bus Monitor	
Table 40	Monitor Block Structure	
Table 41	Core1553BRM Registers	
Table 42	Buffer Modes	
Table 43	Mode Select Settings	
Table 44	Clock Frequencies	
Table 45	Command Illegalization Registers	73
Table 46	Effect of Bits 11 and 10 on Call and GOTO Instructions	
Table 47	Significance of Bits 2 and 3 of RT Descriptor Word	
Table 48	Command Files	
Table 49	User VHDL Functional Blocks	
Table 50	User Verilog Functional Blocks	
Table 51	LEGREGS Parameter	
Table 52	RT Legalization Registers Implementations	
Table 53	Legacy Mode Wrapper Signal Assignment	
Table 54	Core1553BRM Behavior vs. SuMMIT Operation	



a MICROCHIP company

Files and Tests Performed	. 96
Core1553BRM Behavior vs. SuMMIT Operation	. 98
Legacy Mode Wrapper Signal Assignment	. 99
Backend Timing, CPUMEM = 0, CLOCK = 12 MHz	101
Backend Timing, CPUMEM = 0, CLOCK = 16 MHz	102
Backend Timing, CPUMEM = 0, CLOCK = 20 MHz	103
Backend Timing, CPUMEM = 0, CLOCK = 24 MHz	104
Backend Timing, CPUMEM = 1, CLOCK = 12 MHz	105
Backend Timing, CPUMEM = 1, CLOCK = 16 MHz	105
Backend Timing, CPUMEM = 1, CLOCK = 20 MHz	106
Backend Timing, CPUMEM = 1, CLOCK = 24 MHz	107
Ordering Codes	108
	Files and Tests Performed Core1553BRM Behavior vs. SuMMIT Operation Legacy Mode Wrapper Signal Assignment Backend Timing, CPUMEM = 0, CLOCK = 12 MHz Backend Timing, CPUMEM = 0, CLOCK = 16 MHz Backend Timing, CPUMEM = 0, CLOCK = 20 MHz Backend Timing, CPUMEM = 0, CLOCK = 24 MHz Backend Timing, CPUMEM = 1, CLOCK = 12 MHz Backend Timing, CPUMEM = 1, CLOCK = 16 MHz Backend Timing, CPUMEM = 1, CLOCK = 20 MHz Backend Timing, CPUMEM = 1, CLOCK = 20 MHz Backend Timing, CPUMEM = 1, CLOCK = 24 MHz Ordering Codes



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 **Revision 5.0**

The following is a summary of the changes made in revision 5.0 of this document.

- Updated Table 1, page 3 through Table 14, page 10.
- Added Table 15, page 10.
- Updated the document for Core1553BRM v4.3.
- Updated Figure 3, page 13.
- Added sections Memory Management, page 18 and Pre-compiled Libraries, page 19.
- Added Figure 23, page 34 through Figure 28, page 35.
- Updated Table 17, page 22, Table 21, page 24, and Table 37, page 52.
- Updated sections Typical System and Memory Requirements, page 16, Bit 0 BAME, page 41, Data Pointer A and B, page 50, and Supported Commands, page 81.
- Added Note, see Bit 0 MBC (Monitor Block Counter Interrupt), page 68.
- · Added Note, see Command Files, page 85.

1.2 Revision 4.0

Added in Interrupt section, chapter 8.

1.3 **Revision 3.0**

Added RTG4 Support.

1.4 Revision 2.0

Utilization metrics added for SmartFusion2/IGLOO2.

1.5 Revision 1.0

The following is a summary of changes made in revision 1.0 of this document.


- The "CoreConsole" section was replaced with the SmartDesign, page 20. All occurrences of "CoreConsole" in the handbook were replaced with SmartDesign. Figure 7, page 20 replaced the similar figure for CoreConsole.
- The Simulation Flows, page 21 was revised to state that in the full 1553 verification environment (VHDL only), the user can use a VHDL verification environment to verify the Verilog core.
- The description for RSTOUTn was revised in Table 21, page 24.
- The description for CPUMEM was revised in Table 22, page 25 to change the register number from CPUADDR[2:0] to CPUADDR[5:0].
- The Bit 14 SBIT (Start BIT), page 62 was revised to state that the SBIT (Start BIT) must be Low to
 initiate core operation.
- The buffer operation was revised for 01 and 10 in Table 42, page 63.
- The Testbenches Provided, page 80 was revised to explain licensing requirements when using the VHDL verification environment to verify the Verilog core.



2 Introduction

Microsemi Core1553BRM provides a complete MIL-STD-1553B bus controller (BC), remote terminal (RT), or bus monitor terminal (BM or MT). Core1553BRM can be configured to provide all three 1553 functions or any combination thereof. The core is supported in all recent Microsemi Flash, antifuse, and radiation-tolerant product families. A typical system implementation using Core1553BRM is shown in Figure 1.

Figure 1 • Typical Core1553BRM Application



A typical Core1553BRM system requires connection to an external CPU, used to set up the core registers and initialize the data tables in memory. To facilitate system integration, Core1553BRM is register-compatible with the SuMMIT™ family of 1553B devices from Aeroflex Inc.

The external memory block is used to store the received and transmitted data. This memory can be internal or external to the FPGA, depending upon the family targeted. The core interfaces to the 1553 bus through an external 1553 transceiver and transformer.

Three versions of the core are available:

- An Evaluation version that allows core simulation with Microsemi Libero[®] System-on-Chip (SoC)/integrated design environment (IDE) or ModelSim[®]
- An Obfuscated version that provides obfuscated RTL and pre-compiled testbenches
- An RTL version with full access to the source code

2.1 Reference Documents

- MIL-STD-1553B, Notices I and II
- MIL-HDBK-1553A
- Enhanced SuMMIT Family Product Handbook, October 1999, UTMC Microelectronic Systems, Inc.

2.2 Version

This handbook applies to Core1553BRM v4.3 and later.



2.3 Verification and Compliance

Core1553BRM has been fully verified against the RT Validation Test Plan (MIL-HDBK-1553A, Verification Tests Carried Out, page 96). This ensures that the 1553B encoders and decoders are fully compliant with the 1553B specification. Core1553BRM is implemented on the Core1553BRM development system using an SmartFusion2 M2S050FG484 device; this can be purchased from Microsemi.

2.4 Device Requirements

Core1553BRM can be implemented in multiple Microsemi FPGAs. Table 1 through Table 13, page 9 give typical utilization figures using standard synthesis tools for the complete core. Note that utilization for Fusion and IGLOO[®] families is shown in Table 6, page 6 and Table 9, page 7. The Core column indicates the core configuration as follows:

- · B: Bus Controller enabled
- R: Remote Terminal enabled
- · M: Bus Monitor enabled
- 0: RT Legalization registers disabled
- 1: RT Legalization registers implemented in logic tiles
- 2: RT Legalization registers implemented using memory
- · E: Actel enhanced functions enabled

Table 1 • Device Utilization - ProASICplus Family

		Ce	lls or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	ProASICplus	6644	1466	8110	0	APA450	66.00%
BRM2E	ProASICplus	5866	1188	7054	2	APA450	57.40%
BRM0E	ProASICplus	5892	1186	7078	0	APA450	57.640%
BR1E	ProASICplus	5637	1251	6888	0	APA450	56.10%
BR2E	ProASICplus	4799	972	5771	2	APA450	47.040%
BR0E	ProASICplus	4789	970	5759	0	APA450	46.90%
RM1E	ProASICplus	5486	1385	6871	0	APA450	55.90%
RM2E	ProASICplus	488044	1109	5989	2	APA450	48.740%
RM0E	ProASICplus	4810	1106	5916	0	APA450	48.10%
BME	ProASICplus	4180	1020	5200	0	APA450	42.30%
BE	ProASICplus	2923	788	3711	0	APA450	30.20%
R1	ProASICplus	4350	1152	5502	0	APA450	44.80%
R2	ProASICplus	3623	875	4498	2	APA450	36.86%
R0	ProASICplus	3571	872	4443	0	APA450	36.20%
M	ProASICplus	2382	727	3109	0	APA450	25.30%



Table 2 • Device Utilization - ProASIC3 Family

		Cel	ls or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	ProASIC3	5098	1415	6513	0	A3P600	47.11%
BRM2E	ProASIC3	4587	1159	5746	1	A3P600	41.57%
BRM0E	ProASIC3	4520	1159	5679	0	A3P600	41.08%
BR1E	ProASIC3	4191	1208	5399	0	A3P600	39.06%
BR2E	ProASIC3	3801	952	4753	1	A3P600	34.38%
BR0E	ProASIC3	3582	952	4534	0	A3P600	32.8%
RM1E	ProASIC3	4002	1345	5347	0	A3P600	38.68%
RM2E	ProASIC3	3450	1089	4539	1	A3P600	32.83%
RM0E	ProASIC3	3435	1089	4524	0	A3P600	32.73%
BME	ProASIC3	3027	1004	4031	0	A3P600	29.164%
BE	ProASIC3	2164	779	2943	0	A3P600	21.29%
R1	ProASIC3	3199	1115	4314	0	A3P600	31.21%
R2	ProASIC3	2588	859	3447	1	A3P600	24.93%
R0	ProASIC3	2692	859	3551	0	A3P600	254.694%
M	ProASIC3	1789	718	2507	0	A3P600	18.14%

Table 3 • Device Utilization - ProASIC3E Family

		Се	lls or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	ProASIC3E	5006	1415	6421	0	A3PE600	46.45%
BRM2E	ProASIC3E	4484	1159	5643	1	A3PE600	40.82%
BRM0E	ProASIC3E	4492	1159	5651	0	A3PE600	40.88%
BR1E	ProASIC3E	4161	1208	5369	0	A3PE600	38.84%
BR2E	ProASIC3E	3654	952	4606	1	A3PE600	33.32%
BR0E	ProASIC3E	3665	952	4617	0	A3PE600	33.4%
RM1E	ProASIC3E	3963	1345	5308	0	A3PE600	38.4%
RM2E	ProASIC3E	3450	1089	4539	1	A3PE600	32.83%
RM0E	ProASIC3E	3406	1089	4495	0	A3PE600	32.52%
BME	ProASIC3E	3017	1004	4021	0	A3PE600	29.09%
BE	ProASIC3E	2188	779	2967	0	A3PE600	21.46%
R1	ProASIC3E	3072	1115	4187	0	A3PE600	30.29%
R2	ProASIC3E	2553	859	3412	1	A3PE600	24.68%
R0	ProASIC3E	2500	859	3359	0	A3PE600	24.3%
M	ProASIC3E	1747	718	2465	0	A3PE600	17.83%



Table 4 • Device Utilization - IGLOO Family

		Cell	s or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	IGLOO	5093	1415	6508	0	AGL600V5	47.08%
BRM2E	IGLOO	4598	1159	5757	1	AGL600V5	41.64%
BRM0E	IGLOO	4547	1159	5706	0	AGL600V5	41.28%
BR1E	IGLOO	4190	1208	5398	0	AGL600V5	39.05%
BR2E	IGLOO	3821	952	4773	1	AGL600V5	34.53%
BR0E	IGLOO	3598	952	4550	0	AGL600V5	32.91%
RM1E	IGLOO	4045	1345	5390	0	AGL600V5	38.99%
RM2E	IGLOO	3485	1089	4574	1	AGL600V5	33.09%
RM0E	IGLOO	3455	1089	4544	0	AGL600V5	32.87%
BME	IGLOO	3032	1004	4036	0	AGL600V5	29.2%
BE	IGLOO	2164	779	2943	0	AGL600V5	21.29%
R1	IGLOO	3209	1115	4324	0	AGL600V5	31.28%
R2	IGLOO	2630	859	3489	1	AGL600V5	25.24%
R0	IGLOO	2730	859	3589	0	AGL600V5	25.96%
M	IGLOO	1788	718	2506	0	AGL600V5	18.13%

Table 5 • Device Utilization - IGLOOE Family

		Cel	ls or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	IGLOOE	5093	1415	6508	0	AGLE600V5	47.08%
BRM2E	IGLOOE	4598	1159	5757	1	AGLE600V5	41.64%
BRM0E	IGLOOE	4547	1159	5706	0	AGLE600V5	41.28%
BR1E	IGLOOE	4090	1208	5398	0	AGLE600V5	39.05%
BR2E	IGLOOE	3821	952	4773	1	AGLE600V5	34.53%
BR0E	IGLOOE	3598	952	4550	0	AGLE600V5	32.91%
RM1E	IGLOOE	4045	1345	5390	0	AGLE600V5	38.99%
RM2E	IGLOOE	3485	1089	4574	1	AGLE600V5	33.09%
RM0E	IGLOOE	3455	1089	4544	0	AGLE600V5	32.87%
вме	IGLOOE	3030	1004	4036	0	AGLE600V5	29.2%
BE	IGLOOE	2164	779	2943	0	AGLE600V5	21.29%
R1	IGLOOE	3209	1115	4324	0	AGLE600V5	31.28%
R2	IGLOOE	2630	859	3489	1	AGLE600V5	25.24%
R0	IGLOOE	2730	859	3589	0	AGLE600V5	25.96%
M	IGLOOE	1788	718	2506	0	AGLE600V5	18.13%



Table 6 • Device Utilization - Fusion Family

		Cel	lls or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	Fusion	5114	1415	6529	0	AFS1500	17.0%
BRM2E	Fusion	4565	1159	5724	1	AFS1500	14.91%
BRM0E	Fusion	4520	1159	5679	0	AFS1500	14.79%
BR1E	Fusion	4176	1208	5384	0	AFS1500	14.02%
BR2E	Fusion	3801	952	4753	1	AFS1500	12.38%
BR0E	Fusion	3582	952	4534	0	AFS1500	11.81%
RM1E	Fusion	4001	1345	5346	0	AFS1500	13.92%
RM2E	Fusion	3467	1089	4556	1	AFS1500	11.86%
RM0E	Fusion	3435	1089	4524	0	AFS1500	11.78%
BME	Fusion	3027	1004	4031	0	AFS1500	10.5%
BE	Fusion	2164	779	2943	0	AFS1500	7.66%
R1	Fusion	3193	1115	4308	0	AFS1500	11.22%
R2	Fusion	2588	859	3447	1	AFS1500	8.98%
R0	Fusion	2692	859	3551	0	AFS1500	9.25%
M	Fusion	1788	718	2506	0	AFS1500	6.53%

Table 7 • Device Utilization - SmartFusion Family

		Cells or Tiles			Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	SmartFusion	5114	1415	6529	0	A2F500M3G	56.68%
BRM2E	SmartFusion	4565	1159	5724	1	A2F500M3G	49.69%
BRM0E	SmartFusion	4520	1159	5679	0	A2F500M3G	49.3%
BR1E	SmartFusion	4176	1208	5384	0	A2F500M3G	46.74%
BR2E	SmartFusion	3801	952	4753	1	A2F500M3G	41.26%
BR0E	SmartFusion	3582	952	4534	0	A2F500M3G	39.36%
RM1E	SmartFusion	4001	1345	5346	0	A2F500M3G	46.41%
RM2E	SmartFusion	3467	1089	4556	1	A2F500M3G	39.55%
RM0E	SmartFusion	3435	1089	4524	0	A2F500M3G	39.27%
BME	SmartFusion	3027	1004	4031	0	A2F500M3G	34.99%
BE	SmartFusion	2164	779	2943	0	A2F500M3G	25.55%
R1	SmartFusion	3193	1115	4308	0	A2F500M3G	37.4%
R2	SmartFusion	2588	859	3447	1	A2F500M3G	29.92%
R0	SmartFusion	2692	859	3551	0	A2F500M3G	30.82%
M	SmartFusion	1788	718	2506	0	A2F500M3G	21.75%



Table 8 • Device Utilization - SmartFusion2 Family

Cells or Tiles Memory							
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	SmartFusion2	3437	1415	4852	0	M2S050T	8.61%
BRM2E	SmartFusion2	3106	1195	4301	1	M2S050T	7.63%
BRM0E	SmartFusion2	3022	1159	4181	0	M2S050T	7.42%
BR1E	SmartFusion2	2991	1208	4199	0	M2S050T	7.45%
BR2E	SmartFusion2	2693	988	3681	1	M2S050T	6.53%
BR0E	SmartFusion2	2554	952	3506	0	M2S050T	6.22%
RM1E	SmartFusion2	2843	1346	4189	0	M2S050T	7.44%
RM2E	SmartFusion2	2505	1126	3631	1	M2S050T	6.44%
RM0E	SmartFusion2	2443	1090	3533	0	M2S050T	6.27%
BME	SmartFusion2	2148	1004	3152	0	M2S050T	5.59%
BE	SmartFusion2	1483	778	2261	0	M2S050T	4.01%
R1	SmartFusion2	2116	1115	3231	0	M2S050T	5.73%
R2	SmartFusion2	1791	895	2686	1	M2S050T	4.77%
R0	SmartFusion2	1726	862	2588	0	M2S050T	4.59%
М	SmartFusion2	1247	720	1967	0	M2S050T	3.49%

Table 9 • Device Utilization - IGLOO2 Family

-		Се	lls or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	IGLOO2	3437	1415	4852	0	M2GL050T	8.61%
BRM2E	IGLOO2	3106	1195	4301	1	M2GL050T	7.63%
BRM0E	IGLOO2	3022	1159	4181	0	M2GL050T	7.42%
BR1E	IGLOO2	2991	1208	4199	0	M2GL050T	7.45%
BR2E	IGLOO2	2693	988	3681	1	M2GL050T	6.53%
BR0E	IGLOO2	2554	952	3506	0	M2GL050T	6.22%
RM1E	IGLOO2	2843	1346	4189	0	M2GL050T	7.44%
RM2E	IGLOO2	2505	1126	3631	1	M2GL050T	6.44%
RM0E	IGLOO2	2443	1090	3533	0	M2GL050T	6.27%
вме	IGLOO2	2148	1004	3152	0	M2GL050T	5.59%
BE	IGLOO2	1483	778	2261	0	M2GL050T	4.01%
R1	IGLOO2	2116	1115	3231	0	M2GL050T	5.73%
R2	IGLOO2	1791	895	2686	1	M2GL050T	4.77%
R0	IGLOO2	1726	862	2588	0	M2GL050T	4.59%
M	IGLOO2	1247	720	1967	0	M2GL050T	3.49%



Table 10 • Device Utilization - Axcelerator Family

		Ce	Cells or Tiles				
Core	Family	Combinational	Sequential	Total	Memory Blocks	Device	UTIL
BRM1E	Axcelerator	3008	1437	4445	0	AX500	55.12%
BRM2E	Axcelerator	2815	1161	3976	1	AX500	49.31%
BRM0E	Axcelerator	2801	1159	3960	0	AX500	49.11%
BR1E	Axcelerator	2515	1224	3739	0	AX500	46.37%
BR2E	Axcelerator	2295	952	3247	1	AX500	40.27%
BR0E	Axcelerator	2297	952	3249	0	AX500	40.29%
RM1E	Axcelerator	2448	1369	3817	0	AX500	47.33%
RM2E	Axcelerator	225139	1089	3340	1	AX500	41.42%
RM0E	Axcelerator	2183	1089	3272	0	AX500	40.58%
BME	Axcelerator	1968	1005	2973	0	AX500	36.87%
BE	Axcelerator	1433	780	2213	0	AX500	27.44%
R1	Axcelerator	1890	1129	3019	0	AX500	37.44%
R2	Axcelerator	1684	860	2544	1	AX500	31.55%
R0	Axcelerator	1665	861	2526	0	AX500	31.32%
М	Axcelerator	1153	719	1872	0	AX500	23.21%

Table 11 • Device Utilization – RT Axcelerator Family

		Се	lls or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	RTAX-S	2997	1438	4435	0	RTAX1000S	24.44%
BRM2E	RTAX-S	2807	1162	3969	1	RTAX1000S	21.88%
BRM0E	RTAX-S	2799	1160	3959	0	RTAX1000S	21.82%
BR1E	RTAX-S	2517	1223	3740	0	RTAX1000S	20.61%
BR2E	RTAX-S	2273	952	3225	1	RTAX1000S	17.77%
BR0E	RTAX-S	2294	953	3247	0	RTAX1000S	17.9%
RM1E	RTAX-S	2456	1369	3825	0	RTAX1000S	21.08%
RM2E	RTAX-S	2244	1089	3333	1	RTAX1000S	18.37%
RM0E	RTAX-S	2189	1089	3278	0	RTAX1000S	18.07%
BME	RTAX-S	1958	1007	2965	0	RTAX1000S	16.34%
BE	RTAX-S	1432	780	2212	0	RTAX1000S	12.19%
R1	RTAX-S	1893	1128	3021	0	RTAX1000S	16.65%
R2	RTAX-S	1688	860	2548	1	RTAX1000S	14.04%
R0	RTAX-S	1669	861	2530	0	RTAX1000S	13.94%
М	RTAX-S	1160	719	1879	0	RTAX1000S	10.36%



Table 12 • Device Utilization – SXA Family

		Се	lls or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	SX-A	3416	1499	4915	0	A54SX72A	81.43%
BRM2E	SX-A			Not Supp	orted		
BRM0E	SX-A	2991	1207	4198	0	A54SX72A	69.55%
BR1E	SX-A	2766	1263	4029	0	A54SX72A	66.75%
BR2E	SX-A			Not Supp	orted		
BR0E	SX-A	2416	984	3400	0	A54SX72A	56.33%
RM1E	SX-A	2673	1400	4073	0	A54SX72A	67.48%
RM2E	SX-A			Not Supp	orted		
RM0E	SX-A	2425	1113	3538	0	A54SX72A	58.61%
BME	SX-A	2089	1029	3118	0	A54SX72A	51.66%
BE	SX-A	1494	789	2283	0	A54SX72A	37.82%
R1	SX-A	2061	1161	3222	0	A54SX72A	53.38%
R2	SX-A			Not Supp	orted		
R0	SX-A	1701	871	2572	0	A54SX72A	42.61%
M	SX-A	1223	755	1978	0	A54SX72A	32.77%

Table 13 • Device Utilization – RT SXA Family

-		Се	lls or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	RTSX-S	3389	1481	4870	0	RT54SX72S	80.68%
BRM2E	RTSX-S			Not Suppo	orted		
BRM0E	RTSX-S	2974	1196	4170	0	RT54SX72S	69.09%
BR1E	RTSX-S	2756	1269	4025	0	RT54SX72S	66.68%
BR2E	RTSX-S			Not Suppo	orted		
BR0E	RTSX-S	2432	983	3415	0	RT54SX72S	56.58%
RM1E	RTSX-S	2651	1395	4046	0	RT54SX72S	67.03%
RM2E	RTSX-S			Not Suppo	orted		
RM0E	RTSX-S	2386	1116	3502	0	RT54SX72S	58.02%
BME	RTSX-S	2088	1025	3113	0	RT54SX72S	51.57%
BE	RTSX-S	1495	790	2285	0	RT54SX72S	37.86%
R1	RTSX-S	2060	1159	3219	0	RT54SX72S	53.33%
R2	RTSX-S			Not Suppo	orted		
R0	RTSX-S	1712	872	2584	0	RT54SX72S	42.81%
M	RTSX-S	1255	760	2015	0	RT54SX72S	33.38%



Table 14 • Device Utilization – RTG4 Family

		Cel	ls or Tiles		Memory			
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL	
BRM1E	RTG4	3626	1415	5041	0	RT4G150	3.32%	
BRM2E	RTG4	3260	1195	4455	1	RT4G150	2.93%	
BRM0E	RTG4	3261	1159	4420	0	RT4G150	2.91%	
BR1E	RTG4	2999	1208	4207	0	RT4G150	2.77%	
BR2E	RTG4	2620	993	3613	1	RT4G150	2.38%	
BR0E	RTG4	2558	952	3510	0	RT4G150	2.31%	
RM1E	RTG4	3002	1345	4347	0	RT4G150	2.86%	
RM2E	RTG4	2632	1131	3663	1	RT4G150	2.48%	
RM0E	RTG4	2583	1090	3373	0	RT4G150	2.42%	
BME	RTG4	2227	1011	3238	0	RT4G150	2.13%	
BE	RTG4	1567	779	2346	0	RT4G150	1.55%	
R1	RTG4	2301	1115	3416	0	RT4G150	2.25%	
R2	RTG4	1865	900	2765	1	RT4G150	1.82%	
R0	RTG4	1799	859	2658	0	RT4G150	1.75%	
M	RTG4	1437	758	2195	0	RT4G150	1.45%	
Device Utiliz	ation with EC	CC enabled for µSR	AM					
BRM2E	RTG4	3199	1199	4398	1	RT4G150	2.90%	
BR2E	RTG4	2601	993	3594	1	RT4G150	2.37%	
RM2E	RTG4	2617	1131	3748	1	RT4G150	2.47%	
R2	RTG4	1886	907	2793	1	RT4G150	1.84%	

Table 15 • Device Utilization - PolarFire Family

		Ce	ells or Tiles		Memory		
Core	Family	Combinational	Sequential	Total	Blocks	Device	UTIL
BRM1E	PF	3439	1415	4854	0	MPF300T	1.62%
BRM2E	PF	3140	1183	4323	2	MPF300T	1.44%
BRM0E	PF	2992	1159	4151	0	MPF300T	1.39%
BR1E	PF	2809	1208	4017	0	MPF300T	1.34%
BR2E	PF	2474	976	3450	2	MPF300T	1.15%
BR0E	PF	2391	952	3343	0	MPF300T	1.12%
RM1E	PF	2723	1345	4068	0	MPF300T	1.36%
RM2E	PF	2453	1113	3566	2	MPF300T	1.19%
RM0E	PF	2362	1089	3451	0	MPF300T	1.15%
BME	PF	2083	1003	3086	0	MPF300T	1.03%
BE	PF	1438	778	2216	0	MPF300T	0.74%
R1	PF	2204	1115	3319	0	MPF300T	1.11%
R2	PF	1864	883	2747	2	MPF300T	0.92%



Table 15 • Device Utilization - PolarFire Family

	Cells or Tiles							
Core	Family	Combinational	Sequential	Total	Memory Blocks	Device	UTIL	
R0	PF	1791	859	2650	0	MPF300T	0.88%	
M	PF	1215	720	1935	0	MPF300T	0.65%	

The Core1553BRM clock rate can be programmed to be 12, 16, 20, or 24 MHz. All the Microsemi families listed above easily meet the required performance.

Core1553BRM I/O requirements depend on the system requirements and external interfaces. If the core and memory blocks are implemented within the FPGA and the CPU interface has a bidirectional data bus, approximately 67 I/O pins are required. If external memory is used with a bidirectional data bus, the number of I/O pins increases to approximately 110.

2.5 External Components

There are three external components required for proper operation of Core1553BRM:

- Memory: Between 1 kbyte and 128 kbytes (16 bits wide) of internal FPGA memory or external memory used for data storage
- · Transceivers: Standard 1553B transceiver
- CPU: Used to control the core

The requirements for these three blocks are discussed in Implementation Hints, page 89.

2.6 MIL-STD-1553B Bus Overview

The MIL-STD-1553B bus is a differential serial bus used in military and space equipment. It comprises multiple redundant bus connections and communicates at 1 Mbps.

The bus has a single active BC and up to 31 RTs. The BC manages all data transfers on the bus using the command and status protocol. The BC initiates every transfer by sending a command word, and data if required. The selected RT will respond with a status word, and data if required.


The 1553B command word contains a 5-bit RT address, transmit or receive bit, 5-bit subaddress and 5-bit word count. This allows for up to 32 RTs on the bus. Normally, only 31 RTs can be connected to the bus, since RT address 31 is used to indicate a broadcast transfer. A broadcast transfer is one where all RTs accept the following data. Each RT has 30 subaddresses reserved for data transfers. The other two subaddresses (0 and 31) are reserved for mode codes used for bus control functions. Data transfers contain up to thirty-two 16-bit data words. Mode code command words are used for bus control functions such as synchronization.

2.7 Word Formats

There are only three types of words in a 1553B message: a command word (CW), a data word (DW), and a status word (SW). Each word consists of a 3-bit sync pattern, 16 bits of data, and a parity bit, making up the 20-bit word. The word formats are given in Figure 2.



Figure 2 • 1553B Word Formats






2.8 Message Types

The 1553B bus supports 10 message transfer types, allowing basic point-to-point, broadcast, and BC-to-RT data transfers, mode code messages, and direct RT-to-RT messages. Figure 3 shows the message formats.

Figure 3 • 1553B Message Formats






3 Functional Description

The core consists of six main blocks: a 1553 encoder, 1553 decoders, a protocol controller block, a CPU interface, a command word legality interface, and a backend interface Figure 4.

Figure 4 • Core1553BRM Block Diagram (all optional blocks included)



The core can be configured to provide all three functions—BC, RT, and MT—or any combination of the three. All core variations use all six blocks except for the command legalization interface, which is only required in RT functions that implement the RT legalization function externally.

A single 1553 encoder takes each word to be transmitted and serializes it using Manchester encoding. The encoder also includes loopback fail logic and independent logic to prevent Core1553BRM from transmitting for longer than the allowed period. The loopback logic monitors the received data and verifies that the core has correctly received every word that it transmits. The output of the encoder is gated with the bus enable signals to select which buses the core should be transmitting on.

Two decoders take the serial Manchester received data from each bus and extract the received data words. The decoder requires a 12, 16, 20, or 24 MHz clock to extract the data and clock from the serial stream.

The decoder contains a digital phase-locked loop (PLL) that generates a recovery clock used to sample the incoming serial data. The data is then deserialized and the 16-bit word decoded. The decoder detects whether a command, status, or data word has been received and checks that no Manchester encoding or parity errors have occurred in the word.

The protocol controller block handles all the message sequencing and error recovery for all three operating modes—BC, RT, and BM. This is a complex state machine that processes messages based on the message tables set up in memory, or reacts to incoming command words. The protocol controller implementation varies depending on which functions are implemented.

The CPU interface allows the system CPU to access the control registers within the core. It also allows the CPU to directly access the memory connected to the backend interface; this can simplify the system design. The core includes thirty-three 16-bit registers. Of the 33 registers, 17 are used for control functions and 16 for RT command legalization. The RT command legalization registers can be omitted from the core, reducing device utilization.

The command legality interface allows an external circuit to legalize command words that the remote terminal will respond to. The external legality checker allows a very small piece of logic to legalize command words down to word-count level, rather than using the sixteen 16-bit command legality registers within the CPU interface.

The memory interface for Core1553BRM allows a simple connection to a memory device. It can be configured to connect to either synchronous or asynchronous memory devices. This allows the core to



be connected to synchronous logic or memory within the FPGA or to external memory blocks. The interface supports a standard bus request and grant protocol, and provides a WAIT input, allowing the core to interface to slow memory devices. This allows the core to share system memory rather than have its own dedicated memory block.

3.1 Registers

Core1553BRM contains thirty-three 16-bit registers (Table 16). One of these is used to enable enhanced Core1553BRM functions. The remaining 32 registers are used to control the core. The Control and Operation registers are used to allow a CPU to set the core operating mode; BC, RT, MT, or combined RT and MT. The function of the other registers varies depending on the operating mode.

Table 16 • Registers Address Map

Address	Name
00	Control
01	Operation and Status
02	Current Command
03	Interrupt Mask
04	Pending Interrupt
05	Interrupt Pointer
06	Built-In Test (BIT) Register
07	Time Tag
08	Descriptor Pointer
09	1553B Status Word
10	Initialization Count
11	Monitor Command Pointer
12	Monitor Data Pointer
13	Monitor Block Count
14	Monitor Filter A
15	Monitor Filter B
16–31	RT Command Legalization
32	Enhanced Features

3.2 Core Operation

Core1553BRM is designed to be software-compatible with existing 1553B solutions.

It supports the following features:

- Interrupt logs
- Programmable message timeouts
- · Circular buffer operation

It does not support the following features:

- Buffer mode operation
- Built-in test functions, although the BIT register and the transmit BIT mode code are supported
- Auto-initialization of internal registers and memory



3.3 Loopback Tests

Core1553BRM performs loopback testing on all of its transmissions; the transmit data is fed back into the receiver, and each transmitted word is compared to the original. If an error is detected, the transmitter shutdown bit is set in one of the core registers. The core also supports internal data loopback that may be used for self-testing without generating any 1553B transmissions.

3.4 Bus Transceivers


Core1553BRM needs a 1553B transceiver to drive the 1553B bus. Core1553BRM is designed to interface directly to common MIL-STD-1553 transceivers, such as Aeroflex ACT4453. When using ProASICPLUS, RTAX-S, or Axcelerator FPGAs, level translators are required to connect the 5 V outputs of the 1553B transceivers to the 3.3 V inputs of the FPGA.

In addition to the transceiver, a pulse transformer is required for interfacing to the 1553B bus. Figure 6 shows the connections required from Core1553BRM to the transceivers and then to the bus via the pulse transformers.

3.5 Typical System and Memory Requirements

Core1553BRM requires a master CPU to set up the registers and data tables. The CPU needs to able to access the internal core registers as well as the memory. Core1553BRM can be configured in two ways, with CPU shared memory and with its own memory (Figure 6).


Figure 5 • Core1553BRM with Its Own Memory





When configured with its own memory, only the CPU port needs to be connected to the CPU. The CPU accesses the backend memory via Core1553BRM. This configuration also supports using internal FPGA memory connected to the core and removes the need for external bus arbitration on the CPU bus.

Figure 6 • Core1553BRM Using Shared Memory



Alternatively, the core can share CPU memory. In this case, both the backend memory and CPU interfaces are connected to the CPU bus. The core provides control lines that allow the memory and CPU interfaces to share the same top-level I/O pins. When in this configuration and the core needs to read or write the memory, it uses the MEMREQn, MEMGNTn, and MEMACCn signals to arbitrate for the CPU bus before completing the cycle.

Core1553BRM is compatible with legacy 1553B devices that use a single address and data bus when using a shared CPU and memory bus. The core also includes a wrapper file with a functional pinout that matches these legacy devices, allowing direct replacement.



3.5.1 Memory Management

For both shared and own memory systems, the core supports up to 128 kbytes (or 64K words) of memory. The amount of memory required depends on the system requirements.

Core1553BRM operates in 4 modes, namely: BC, RT, MT, RT+MT. Using the MSEL inputs, it may switch between these. A complete BC, RT, and MT could be created with only 1 kbyte of memory. Typical systems will have at least 4 kbyte of memory.

The core can access 64K words of memory, but the cavalier set-up of the core can allow active data to be over-written e.g. Circular Mode 1 can extend 34 words beyond its boundary. There is no data protection in place. All circular buffers should have 34 address locations to prevent loss of active data.

The end-user needs to budget the available 64K addressable space depending on:

- Principal Core1553BRM modes implemented, for example, BC, RT, and so on.
- Features enabled in each mode, for example, interrupt log list, descriptor table, and so on.

Note:

- BC uses memory for commands (8 words*N), data, and interrupt log (32 words).
- MT uses memory for monitor blocks (8 words*N), data, and interrupt log (32 words).
- RT uses memory to store descriptor table (512 words) and receive/transmit data in the index, pingpong, circular mode 1 and 2 modes and maintain an interrupt log.
- RT+MT combines the memory requirements of both RT and MT.

Additionally, when switching between modes example. BC to MT and back again, one could easily over-write active data saved by the mode from which the core is transitioning. The addressable 64K is easily filled and over-written by many of these modes without sensible core and 1553 system set-up and memory partitioning.

For example: Index mode can consume 560K if all dials are maxed out, 256 messages of 32 (plus MIW+TT) words each for Rx SA and MC.



4 Tool Flows

4.1 Licenses

Core1553BRM is licensed in three ways; depending on your license, tool flow functionality may be limited.

4.1.1 Evaluation

Pre-compiled simulation libraries are provided, allowing the core to be instantiated in SmartDesign and simulated within Microsemi Libero IDE/SoC, as described in the SmartDesign, page 20. The design may not be synthesized, as source code is not provided.

4.1.2 Obfuscated

Complete RTL code is provided for the core, enabling the core to be instantiated with SmartDesign. Simulation, Synthesis, and Layout can be performed with Libero IDE/SoC. The RTL code for the core is obfuscated, and the some of the testbench source files are not provided. They are pre-compiled into the compiled simulation library instead.

4.1.3 RTL

Complete RTL source code is provided for the core and testbenches.

4.2 Pre-compiled Libraries

Core1553BRM supports the following pre-compiled libraries:

- IDE
 - Pre-compiled libraries are built with ModelSim 10.2c for v4.3
- SoC
 - Pre-compiled libraries are built with ModelSim 2020.4 for v4.3




4.3 SmartDesign

Core1553BRM is available for download to the SmartDesign IP Catalog, via the Libero IDE/SoC web repository. For information on using SmartDesign to instantiate, configure, connect, and generate cores, refer to the Libero IDE/SoC online help.

The core can be configured using the configuration GUI within SmartDesign, as shown in Figure 7. The Parameters on Core1553BRM, page 22 describes the function of each of the parameters shown in Figure 7.

Figure 7 • Core1553BRM Configuration within SmartDesign



Once the core is configured, invoke the **Generate** function in SmartDesign. This will export all the required files to the project directory.



4.4 Simulation Flows

To run simulations, the required testbench flow must be selected within SmartDesign and **Save & Generate** must be run from the Generate pane. The required testbench is selected through the core configuration GUI in SmartDesign. The following simulation environments are supported:

- Full 1553 verification environment (VHDL only), but the user can use a VHDL verification environment to verify the Verilog core.
- · Simple testbench (VHDL and Verilog)

When SmartDesign generates the Libero IDE/SoC project, it will install the appropriate testbench files. To run the testbenches, simply **set the design root to the Core1553BRM instantiation in the Libero IDE/SoC** file manager and click the **Simulation** icon in Libero IDE/SoC. This will invoke ModelSim[®] and automatically run the simulation.

ModelSim simulations contain a basic command word/data word template implemented with ModelSim cursors, to assist in reading waveforms.

4.5 Synthesis in Libero IDE/SoC

To run Synthesis on the core with parameters set in SmartDesign, set the design root to the top of the project imported from SmartDesign. This is a wrapper around the core that sets all the generics appropriately. Click the Synthesis icon in Libero IDE/SoC. The synthesis window appears, displaying the Synplicity® project. To run Synthesis, click the Run icon.

4.6 Place-and-Route in Libero IDE/SoC

Having set the design route appropriately and run Synthesis, click the **Layout** icon in Libero IDE/SoC to invoke Designer. Core1553BRM requires no special place-and-route settings.



5 Interface Descriptions

5.1 Parameters on Core1553BRM

Core1553BRM has several top-level parameters (generics) that are used to select the operational modes of the core that are implemented (Table 17). Using these parameters allows the size of the core to be reduced when functions are not required.

Table 17 • Core Parameters

Name	Values	Description
FAMILY	8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 25, 26, 27	· ·
BCENABLE	0 or 1	When 1, the BC function is implemented.
RTENABLE	0 or 1	When 1, the RT function is implemented.
MTENABLE	0 or 1	When 1, the MT function is implemented.
LEGREGS	0 to 2	This controls the implementation of the RT legalization registers.
		The legalization registers are not implemented. The user must use the external RT legalization interface.
		1 The legalization logic is implemented using registers within the FPGA.
		The legalization logic is implemented using memory within the FPGA.
ECC	0 or 1	When 1, enables the ECC operation in memory. When 0, ECC is not enabled for memory. The option is available for the RTG4 family only.
ENHANCED	0 or 1	When 1, the Enhanced Features (Table 16, page 15) register is implemented. When 0, the enhanced features are disabled, and the sixth bit of the CPU address register is ignored.
INITFREQ	12, 16, 20, or 24	Sets the operating frequency of the core. Legal values are 12, 16, 20, and 24 MHz. If the Enhanced Features register is enabled, the operating frequency can be modified by the CPU.
LOCKFREQ	0 to 1	When 1, the core operating frequency is locked to the frequency set by INITFREQ. When 0, the clock frequency bits in the Enhanced Features register (Register 32 – Enhanced Features Register, page 69) can be used to change the clock frequency.
BETIMING	0 to 2	Modifies the backend timing requirements. Refer to Table 27, page 28 and Table 28, page 28.



Table 17 • Core Parameters (continued)

Name	Values	Description
ACKVAL	0 to 255	Specifies the REQ/GNT timer value when BETIMING = 2.
WAITVAL	0 to 255	Specifies the WAIT timer value when BETIMING = 2.

5.2 I/O Signal Descriptions

5.2.1 1553B Bus Interface

Table 18 • Bus Interface Signals

Name	Type	Description
BUSAINEN	Out	Active high output that enables the A receiver
BUSAINP	In	Positive data input from the A receiver
BUSAINN	In	Negative data input from the A receiver
BUSBINEN	Out	Active high output that enables the B receiver
BUSBINP	In	Positive data input from the bus to the B receiver
BUSBINN	ln	Negative data input from the bus to the B receiver
BUSAOUTIN	Out	Active high transmitter inhibit for the A transmitter
BUSAOUTP	Out	Positive data output to the bus A transmitter (held HIGH when no transmission)
BUSAOUTN	Out	Negative data output to the bus A transmitter (held HIGH when no transmission)
BUSBOUTIN	Out	Active high transmitter; inhibits the B transmitter
BUSBOUTP	Out	Positive data output to the bus B transmitter (held HIGH when no transmission)
BUSBOUTN	Out	Negative data output to the bus B transmitter (held HIGH when no transmission)

5.2.2 Core Setup Signals

Table 19 · Core Setup Signals

Name	Type	Description
LOCKn	In	When 0, prevents the internal registers overriding the RTADDRIN, RTADDRPIN, MSELIN, and ABSTDIN inputs.
RTADDRIN[4:0]	In	Sets the RT address.
RTADDRPIN	In	RT address parity input.
RTADERR	Out	Indicates that the RT address is incorrectly set; active high.
MSELIN[1:0]	In	Sets the operating mode. 00: Bus Controller 01: Remote Terminal 10: Bus Monitor 11: Bus Monitor and Remote Terminal
ABSTDIN	In	Sets which bus standard is supported. 0: MIL-STD-1553-B 1: MIL-STD-1553-A
SSYSFn	In	Controls the subsystem flag bit in the 1553B status word; active low.

All core setup signals, apart from SYSSFn, are latched on the first clock edge after an external or software reset.



5.2.3 Remote Terminal Command Legalization Interface

Table 20 • Remote Terminal Command Legalization Interface

Name	Туре	Description
CMDVAL[11:0]	Out	Active Command 11: 0 - Non-broadcast; 1 - Broadcast 10: 0 - Receive; 1 - Transmit 9:5: Subaddress 4:0: Word count / mode code These outputs are valid throughout the complete 1553B message. They can also be used to steer data to particular backend devices. In particular, bit 11 allows non-broadcast and broadcast messaged to be differentiated, as required by MIL-STD-1553B Notice 2.
CMDSTB	Out	A single-cycle active high pulse that occurs just after CMDVAL changes
CMDOK	ln	Command word is okay (active high). The external logic must set this within 2 µs of the CMDVAL output changing.
CMDOKOUT	Out	Indicates whether the internal core command word checking logic has validated the command word (active high).

5.2.4 Control and Status Signals

Table 21 • Control and Status Signals

Name	Type	Description
CLK	In	Master clock input (either 12, 16, 20, or 24 MHz)
TCLK	In	External time base clock input. Maximum frequency is $\frac{1}{4}$ of CLK with a 50% duty cycle. It is used for a minor frame timer. If unused, it can be connected to '0' or '1'.
RSTINn	In	Reset input (active low)
OPMODE[1:0]	Out	Indicates the actual operating mode: 00: Bus Controller 01: Remote Terminal 10: Bus Monitor 11: Bus Monitor and Remote Terminal
INTOUTH	Out	Hardware Interrupt Request (active high). This is set whenever bits 15:12 of the interrupt register are set. The CPU is required to read the internal status register to find the reason for the interrupt.
INTACKH	In	Hardware Interrupt Acknowledge (active high). This will clear the INTOUTH output.
INTOUTM	Out	Message Interrupt Request (active high). This is set whenever bits 11:0 of the interrupt register are set. The CPU is required to read the internal status register or interrupt log to find the reason for the interrupt.
INTACKM	In	Message Interrupt Acknowledge (active high). This will clear the INTOUTM output. When interrupt log is set to one (INTEN of Register 00 bit[1]). When the interrupt log is set to zero, INTOUTM will be cleared on reading internal Register 04.
INTLEVEL	In	Sets the interrupt operating mode: 0: The INTOUTM and INTOUTH outputs pulse active for three clock cycles. 1: The INTOUTM and INTOUTH outputs go active and stay active until INTACKH or INTACKM are active.
MEMFAIL	Out	This goes HIGH if the core fails to read data from or write data to the backend interface within the required time. This can be caused by the backend not asserting MEMGNTn fast enough or asserting MEMWAITn for too long. It is cleared by the CPU writing to the interrupt register.



Table 21 • Control and Status Signals (continued)

Name	Туре	Description
ACTIVE	Out	Active reflects the setting of the STEX (Start Execution Bit - Register_00[15]).
BUSY	Out	This is HIGH when the core is processing a message. For BC operations, this will be HIGH when the BC is processing a message list. For RT and MT operations, it will by HIGH when the RT/MT is processing a 1553 message.
MSGSTART	Out	Indicates that the core RT has started to process a message (1 clock cycle).
CMDSYNC	Out	This pulses HIGH for a single clock cycle when the core detects the start of a 1553B command word (or status word) on the bus. Provides an early signal that the RT may be about to receive or transmit data or a mode code.
SYNCNOW	Out	This pulses HIGH for a single clock cycle when the RT receives a command to synchronize with or without data mode. The pulse occurs just after the 1553B command word (sync with no data) or data word (sync with data mode code) has been received.
BUSRESET	Out	This pulses HIGH for a single clock cycle whenever the RT receives a reset mode command. The core logic will also automatically reset itself on receipt of this command.
RSTOUTn	Out	Reset output (active low) The core's internal reset uses a global network that is active whenever the RSTINn is active or the SRST bit of register 0 (bit 13 of control register) is active.
FSM_ERROR	Out	Signal which flags whether the FSMs have gone into an error condition or out of bounds in the RT core.
SB_CORRECT	Out	1-bit error correction flag indicator, enabled when the ECC is selected for RTG4.
DB_DETECT	Out	2-bit error detection flag indicator, enabled when the ECC is selected for RTG4.

The core uses a global resource (CLKINT) to drive the internal reset network.

5.2.5 CPU Interface

The CPU interface (Table 22) allows access to the Core1553BRM internal registers and direct access to the backend memory. This interface is synchronous to the clock.

Table 22 • CPU Interface Signals

Name	Туре	Description
CPUCSn	In	CPU chip select input (active low)
CPUWRn[1:0]	In	CPU write input (active low). Two write inputs are provided for processors that support byte operations. When CPUWRn[1] = 0, data bits 15:8 are written; when CPUWRn[0] = 0, data bits 7:0 are written.
CPURDn	In	CPU read input (active low)
CPUWAITn	Out	CPU wait output (active low) Indicates that the CPU should hold CPURDn or CPUWRn active while the core completes the read or write operation. CPUWAITn is not asserted when the internal CPU registers are accessed. When accessing the backend interface through the core, CPUWAIT will be activated for a minimum of four clock cycles for read operations and three for write operations. CPUWAITn is asserted for extra clock cycles if the backend interface delays asserting MEMGNTn or asserts MEMWAITn. Timing is shown in Figure 11, page 30 and Figure 12, page 30.
CPUMEM	In	Selects whether CPU accesses internal registers or backend memory. 0: Accesses internal registers; register number is specified on CPUADDR[5:0] 1: Accesses the backend memory
CPUADDR[15:0]	In	CPU address input



Table 22 • CPU Interface Signals (continued)

Name	Type	Description
CPUDOUT[15:0]	Out	CPU data output
CPUDIN[15:0]	In	CPU data input
CPUDEN	Out	Data bus enable (active high). This signal is HIGH when the core is providing data output on the CPUDOUT bus. It is intended for a tristate enable function.

5.2.6 Memory Interface

The memory interface supports both synchronous operation and asynchronous operation to backend devices (Table 23). Synchronous operation directly supports the use of internal FPGA memory blocks, and asynchronous operation allows connection to standard external memory devices.

Table 23 · Backend Signals

Name	Type	Description
MEMREQn	Out	Memory Request (active low) output Indicates that the core requires access to memory. MEMREQn will stay active until MEMGNTn is asserted.
MEMGNTn	In	Memory Grant (active low) input Indicates that the core has been granted access to the bus. The core will assert its MEMACCn output and start memory accesses. Once MEMACCn has been asserted, the MEMGNTn input can be deasserted. This input should be synchronous to CLK and needs to meet the internal register setup time.
MEMACCn	Out	Memory Access (active low) output The core will assert MEMACCn when MEMGNTn is asserted. It will hold MEMACCn active until it has completed its memory accesses. The core may do multiple memory accesses whilst MEMACCn is asserted.
MEMWRn[1:0]	Out	Memory Write (active low). When MEMWRn[1] = 0, D[15:8] are written; when MEMWRn[0] = 0, D[7:0] are written. Synchronous mode: This output indicates that data is to be written on the rising clock edge. If MEMWAITn is asserted, the MEMWRn pulse will be extended until MEMWAITn becomes inactive. Asynchronous mode: This output will be LOW for a minimum of one clock period and can be extended by the MEMWAITn input. The address and data are valid one clock cycle before MEMWRn is active and held for one clock cycle after MEMWRn goes inactive.
MEMRDn	Out	Memory Read (active low) Synchronous mode: This output indicates that data will be read on the next rising clock edge. If MEMWAITn is active, the data will be sampled on the rising clock edge on which MEMWAITn becomes inactive. This signal is intended as the read signal for synchronous RAMs. Asynchronous mode: This output will be LOW for a minimum of one clock period and can be extended by the MEMWAITn input. The address is valid one clock cycle before MEMRDn is active and held for one clock cycle after MEMRDn goes inactive. The data is sampled as MEMRDn goes HIGH.
MEMCSn	Out	Memory Chip Select (active low). This output has the same timing as MEMADDR.
MEMWAITn	In	Memory Wait (active low) Indicates that the backend is not ready and the core should extend the read or write strobe period. This input should be synchronous to CLK and needs to meet the internal register setup time. It can be permanently held HIGH.
MEMADDR[15:0]	Out	Memory address output



Table 23 • Backend Signals (continued)

Name	Type	Description
MEMDOUT[15:0]	Out	Memory data output
MEMDIN[15:0]	In	Memory data input
MEMCEN	Out	Control signal enable (active high). This signal is HIGH when the core is requesting the memory bus and has been granted control. It is intended to enable any tristate drivers that may be implemented on the memory control and address lines.
MEMDEN	Out	Data bus enable (active high). This signal is HIGH when the core is requesting the memory bus, has been granted control, and is waiting to write data. It is intended to enable any bidirectional drivers that may be implemented on the memory data bus.

5.2.7 Miscellaneous I/O

Several inputs are used to modify the core functionality to simplify integration in the application (Table 24). These inputs should be tied to logic 0 or logic 1 as appropriate.

Table 24 • Miscellaneous I/O

Name	Type	Description
ASYNCIF	In	When 1, the backend interface is in asynchronous mode. When 0, the backend interface is in synchronous mode.
CPUMEMEN	In	When 1, the CPU interface has access to the backend memory. When 0, the CPU cannot access the backend memory through the core. This must be set to 0 if the core shares the CPU memory, that is, the CPU and memory busses are connected to the same system bus.

5.3 Backend Memory Interface Timing

The core may do multiple memory accesses in a single memory access cycle (MEMACCn asserted). The number of memory cycles depends on the state and operating mode of the core. The minimum and maximum number of memory cycles for each of the modes is given in Table 25 and Table 26.

Table 25 · Memory Access Burst Lengths

Mode	Minimum Memory Cycles	Maximum Memory Cycles
RT	1	See Table 26, page 27.
BC	1	4
MT	1	6
RT/MT	1	6

Table 26 • RT Mode

RT Mode	Number of Read Cycles in Initial Burst Read	Number of Write Cycles in Burst Write
Ping Pong	4	5
Index	4	6
Circular Mode 1	4	6
Circular Mode 2	4	7

The memory interface must allow the core to access memory when requested. When the core asserts MEMREQn, the external memory interface must assert MEMGNTn within the time period specified in Table 27 and Table 28, page 28. The core also limits the number of wait cycles that may be inserted and,



hence, the width of the MEMRDn and MEMWRn pulses. The core supports two fixed sets of backend timing parameters controlled by the BETIMING parameter, along with user-configurable settings. When BETIMING = 1, the bus request/grant time is reduced and the number of wait cycles per access is increased. BETIMING = 2 allows the user to pick the tradeoff between the REQ/GNT and wait times; ACKVAL and WAITVAL Setting, page 101 lists the settings that may be used for the ACKVAL and WAITVAL generics. When the CPU is allowed to access the memory through the core (CPUMEMEN active), the memory access time is reduced.

Table 27 • Memory Access Requirements (BETIMING = 0)

CPUMEMEN	CLK Speed in MHz	MEMREQn to MEMGNTn Maximum Delay in µs	Maximum Number of Wait States	Maximum Read/ Write Pulse Width Clocks	Maximum Read/ Write Pulse Width in ns
0	12	4.917	3	4	333.33
0	16	5.063	6	7	437.50
0	20	5.600	7	8	400.00
0	24	6.250	7	8	333.33
1	12	2.750	3	4	333.33
1	16	2.813	6	7	437.50
1	20	3.300	7	8	400.00
1	24	3.792	7	8	333.33

Table 28 • Memory Access Requirements (BETIMING = 1)

CPUMEMEN	CLK Speed in MHz	MEMREQn to MEMGNTn Maximum Delay in µs	Maximum Number of Wait States	Maximum Read/ Write Pulse Width Clocks	Maximum Read/ Write Pulse Width in ns
0	12	4.000	5	6	500.00
0	16	4.000	9	10	625.00
0	20	4.250	12	13	650.00
0	24	4.917	13	14	583.33
1	12	2.000	5	6	500.00
1	16	2.000	9	10	625.00
1	20	2.250	12	13	650.00
1	24	2.750	13	14	583.33



6 Interface Timing

6.1 **CPU Interface Timing**

CPUDOUT is asynchronous to CLK for all reads of registers, except for the RT legalization registers when implemented using memory (LEGREGS = 2). In this case, CPUDOUT is synchronous to the clock. The CPU interface must ensure that the read pulse is long enough to guarantee that one positive clock edge occurs during the read pulse. CPU interface timing is shown in Figure 8 through Figure 14, page 30.

Figure 8 • CPU Interface Register Read Cycle




Figure 9 • CPU Interface Register Read Cycle – RT Legalization Registers Using Memory





Figure 10 • CPU Interface Register Write Cycle










Figure 12 • CPU Interface Memory Write Cycle




Figure 13 • Interrupt Timing (INTLEVEL = 1)





Figure 14 • Interrupt Timing (INTLEVEL = 0)



CPUWAITn will be driven LOW for a minimum of three write cycles or four read cycles, plus however many clock cycles the memory backend delays the assertion of MEMGNTn and asserts MEMWAITn for. CPUWAITn is driven LOW by CPURDn/CPUWRn becoming active and returns HIGH on the falling clock edge after the data is valid.

The CPU interface signals are internally sampled by the Core1553BRM master clock. If these inputs are asynchronous, CPUCSn, CPUADDR, and CPUDATA should be valid before CPUWRn and remain valid after the CPUWRn pulse. CPUWRn must be active for at least one clock cycle.



6.2 Memory Timing

Figure 15 • Asynchronous Memory Read Cycle






Figure 16 • Asynchronous Memory Write Cycle










Figure 18 • Synchronous Memory Write Cycle





Figure 19 • Synchronous Memory Read Cycle with MEMGNTn Active










Figure 21 • Memory Wait Timeout




Figure 22 shows the timing of the external legalization logic interface. External logic has 3 μ s to assert the CMDOK input after CMDSTB is asserted. When the internal legalization registers are used, the CMDOKOUT output will be asserted two clock cycles after CMDSTB.

Figure 22 • RT Legalization Interface






Figure 23 to Figure 25, page 34 show timing for the BUSY signal for the BC, RT, and MT modes.

Figure 23 • BUSY Signal Assertion by BC




Figure 24 • BUSY Signal Assertion by RT




Figure 25 • BUSY Signal Assertion by MT




Figure 26 to Figure 28, page 35 shows timing for three Reset modes as described.

Figure 26 · Core Reset by RSTINn Input






Figure 27 • Core Reset by Control Register





Figure 28 • BUSRESET Signal Assertion



6.3 RT Response Times

RT response time is from the midpoint of the parity bit in the command word to the midpoint of the status word sync (Table 29).

RT-to-RT timeout is from the first command word parity bit to the expected sync of the first data word.

Table 29 • RT Response Times

Spec	Description	At 12 MHz	At 16 MHz	At 20 MHz	At 24 MHz
T _{rtresp}	RT response time	4.75 to 7.0 μs	4.75 to 7.0 µs	4.75 to 7.0 μs	4.75 to 7.0 μs
T _{rtrtto}	RT-to-RT timeout	57 µs	57 µs	57 µs	57 μs
T _{xxto}	Transmitter timeout	704 µs	668 µs	691 µs	693 µs



6.4 Transceiver Loopback Delays

Core1553BRM verifies that all transmitted data words are correctly transmitted. As data is transmitted by the transceiver on the 1553B bus, the data on the bus is monitored by the transceiver and decoded by Core1553BRM. The core requires that the loopback delay, that is, the time from BUSAOUTP to BUSAINP, be less than the values given in Table 30.

Table 30 • Transceiver Loopback Requirements

Clock Speed	Maximum Loopback Delay
12 MHz	2.50 μs
16 MHz	2.50 μs
20 MHz	2.45 μs
24 MHz	2.40 μs

The loopback delay is a function of the internal FPGA delay, PCB routing delays, internal transceiver delay, and transmission effects from the 1553B bus. Additional register stages can be inserted in the FPGA on either the 1553B data input or output, providing the loopback delays in Table 30 are not violated. This is recommended if additional gating logic is inserted inside the FPGA between the core and transceiver to minimize skew between the differential inputs and outputs.

6.5 Clock Requirements

To meet the 1553B transmission bit rate requirements, the Core1553BRM clock input must be 12, 16, 20, or 24 MHz with a tolerance of \pm 0.01%.

6.6 Metastability Synchronization

The 1553 Bus signals BUSAINP, BUSAINN, BUSBINP, BUSBINN, and remote terminal address RTADDRIN/RTADDRINP have metastability synchronizers added.



7 Core1553BRM Operation as a Bus Controller

7.1 Overview

Core1553BRM can either be synthesized to function as a BC only, or the entire core can be implemented and then configured to operate only as a BC via signals MSELIN[1:0] or MSEL[1:0] (register 1, bits 9:8). See Register 01 – Operation and Status, page 64.

7.2 Features

Properly configured, the core can implement a full-featured, fully-MIL-STD-1553A/B-compliant bus controller. In addition, the core provides register compatibility with legacy 1553A/B BCs. The core is designed to operate with little host intervention and offers a number of user-customizable features.

7.2.1 Multiple Message Processing

The core operates using an opcode command set to control the command block flow. In addition, the core provides for chaining of multiple 1553 commands into major and minor frames as needed. This ability to chain commands allows the core to perform complex tasks with little or no host intervention.

7.2.2 Message Scheduling

The core architecture provides for host control of message flow. For example, the core architecture allows the core to perform periodic message transactions with multiple remote terminals.

7.2.3 Polling

The architecture also supports polling, allowing the host to request status word responses from selected RTs. Polling can determine what action, if any, should be taken by the core (generate a specific interrupt, branch to a new message frame, etc.)

7.2.4 Automatic Retry

The core supports automatic message retry, whether due to an error or a specific received status bit. The core can retry sending a message up to four times per command block, on either the primary or the alternate bus.

7.3 Control and Message Processing

When Core1553BRM operates as a BC, configuration data for the core is stored in registers, and commands and data are stored in external memory. Details of the memory structure are discussed in this section; the control registers are described both here and in Registers, page 38.

Message processing is controlled through the use of command blocks, eight-word, contiguous blocks of memory that contain opcodes for controlling the core as well as 1553 command words and associated data locations in memory. For more information, see Command Blocks, page 39.

The core will execute command blocks in a contiguous fashion as long as no "go to," "branch," "call," or "return" opcodes are used. The core reads the command block during minor frame processing (that is, after assertion of ACTIVE), during which it will arbitrate for control of the memory bus. After completing a read of the command block, the core will surrender control of the bus (that is, deassert MEMACCn) and begin the acquisition of data words for either transmission or storage.

For 1553 receive commands (BC transmits data), the data pointer determines the location of the data words to be retrieved (see Command Blocks, page 39). The core will retrieve data words sequentially from the address specified by the data pointer. Conversely, for a transmit command (BC receives data), the data pointer determines the memory location for data storage. The core stores data words sequentially starting from this memory location.

After transmission or reception, the core will begin command post-processing. The core will first arbitrate for the memory bus and then perform a DMA burst to update the command block status. An optional



interrupt log entry is made after a command block update, during which the core modifies the control word as required.

Configuration of the core as a BC is controlled though the use of 10 registers (out of the 33 defined in the core architecture). The registers contain setup information, command and data locations, and status info.

7.4 Registers

The functionality of the core as well as its specific responses to 1553 events is controlled through registers. In addition to the seven control registers common to all core implementations, Core1553BRM, when implementing a BC, has three registers used to control its functions. Table 5-1 shows which bits of the 10 control registers are used by the core in BC mode. For more information about register usage information, see Core1553BRM Registers, page 61.

Table 31 • Register/Bit Applicability Map for Core153BRM as Bus Controller

Register								В	it Lo	catio	าร						
Address	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00	Control	✓	✓	✓			✓	✓			✓		✓		✓	✓	
01	Operation and Status						✓	✓	✓	✓	✓			✓	✓	✓	√
02	Current Command	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	√
03	Interrupt Mask	✓	✓		✓	✓						✓	✓	✓	✓	✓	
04	Pending Interrupt	✓	√	√	√	√						✓	✓	✓	✓	√	
05	Interrupt Pointer	✓	√	✓	✓	✓	✓	✓	√	√							
06	Built-In Test Register	✓	✓			✓	✓			✓	✓	✓	✓	✓	✓	✓	√
07	Minor Frame Timer	✓	√	✓	✓	✓	✓	✓	√	√							
08	Descriptor Pointer	✓	√														
10	Initialization Count	✓	√														
32	Enhanced Features												✓	✓		✓	✓

7.5 Memory Structure

The external memory space (up to 64 k words) can be sized and allocated by the user according to the needs of the application. This memory space is needed to hold command blocks, data, and the interrupt log list. How the memory is allocated is up to the user, within the restrictions listed.

As the number of command blocks needed for the application is known, the user can predetermine the space required for their storage. The command blocks can be stored in contiguous memory locations for ease of operation. However, with the use of "go to," "branch," "call," or "return" opcodes, almost any memory configuration is possible. Command blocks together are referred to as a command frame. If branching is used, smaller collections of command blocks are referred to as minor frames. The "go to," "branch," "call," and "return" opcodes can be used to link these minor frames together for command processing.

The starting address is set by register 8, the Command Block Pointer. As the first command block is processed, the value of register 8 is updated by the core to reflect the location of the next command block.

Each command block contains a data pointer to indicate where data for the block is stored. It is suggested that the data memory space be allocated to follow the command block space. Since the core can store and fetch a specified number of data words, memory space can be allocated efficiently. In



addition, if the same data is to be sent to multiple RTs, this data need only be stored in a single memory location. For more information, see Command Blocks, page 39.

The Interrupt Log List is a 32-word ring buffer that contains information necessary to service interrupts. The memory space for the Interrupt Log List must be allocated on a 32-word boundary. The starting location for the Interrupt Log List is set by register 5, the Interrupt Pointer.

7.6 Command Blocks

As stated earlier, command blocks are eight-word, contiguous blocks of memory that contain opcodes for controlling the core as well as 1553 command words and associated data locations in memory. Each command word transmitted over the bus must be associated with a command block. The command block's eight contiguous memory locations are one control word, two command words, a data pointer, two status words, a branch address, and a timer value (Table 32).


Table 32 • Command Block Architecture

Word	Function	
1	Control Word	
2	Command Word 1	
3	Command Word 2	
4	Data Pointer	
5	Status Word 1	
6	Status Word 2	
7	Branch Address	
8	Timer Value	

7.6.1 Control Word

Located in the first memory location of each command block is the Control Word (Figure 29). A Control Word contains the opcode, number of retries, bus definition, RT–RT instruction, condition codes, and block access message error (BAME) necessary to complete a single 1553 command.

Figure 29 · Control Word



7.6.1.1 Bits 15:12 - Opcode

These bits specify the opcode to be used for the command block being processed. If the opcode does not call for a 1553 function, all remaining bits of the control word are ignored. Table 34, page 41 lists available opcodes and their functions.



7.6.1.2 Bits 11:10 – Retry # (Retry Number)

The Retry # bits specify the number of times the core will retry each command block, providing that the opcode allows for retrying. The setting for PPEN (register 0, bit 2) will determine on which bus the retry will occur. The settings are shown in Table 33.

Table 33 • Bits 11:10 Retry Settings

No. of Retries	Bit 11	Bit 10
1	0	1
2	1	0
3	1	1
4	0	0

7.6.1.3 Bit 9 – CHA/B (Channel A/B)

Setting this bit HIGH selects bus A as the primary bus for 1553 transmissions. LOW selects bus B.

7.6.1.4 Bit 8 – RT–RT (RT-to-RT Transfer)

The RT–RT bit defines whether the current command block involves an RT-to-RT transfer and should therefore transmit Command Word 2. This bit is active high.

Note: The core will store all data associated with an RT-to-RT transfer.

7.6.1.5 Bit 7 – Condition Code 7

The Message Error condition will be met if the core detects an error in the response from the RT or if there is no response after the message timeout period has expired.

7.6.1.6 Bit 6 – Condition Code 6

This condition is met if the core receives a Status Word response from the RT with the Message Error bit set (bit 9 in 1553A mode).

7.6.1.7 Bit 5 – Condition Code 5

This condition is met if the core receives a Status Word response from the RT with the Busy bit set (bit 16 in 1553A mode).

7.6.1.8 Bit 4 – Condition Code 4

This condition is met if the core receives a Status Word response from the RT with the Terminal Flag bit set (bit 19 in 1553A mode).

7.6.1.9 Bit 3 – Condition Code 3

This condition is met if the core receives a Status Word response from the RT with the Subsystem Fail bit set (bit 17 in 1553A mode).

7.6.1.10 Bit 2 – Condition Code 2

This condition is met if the core receives a Status Word response from the RT with the Instrumentation bit set (bit 10 in 1553A mode).

7.6.1.11 Bit 1 – Condition Code 1

This condition is met if the core receives a Status Word response from the RT with the Service Request bit set (bit 11 in 1553A mode).



7.6.1.12 Bit 0 - BAME

When BAME is HIGH, this indicates that a protocol message error occurred in the RT response. The CPU should reset this bit when writing the control word into memory.

This bit is set by the core when any of the following errors are detected:

- Message error set in the status word of C1553 bus transaction
- · No response is received from RT within the time period
- · Loopback fails
- · RT address mismatch

Table 34 • Opcodes

Opcode	Name	1553 Command Processing	Function
0000	End of List		Instructs the core that the last command block has been encountered. Command processing stops and the EOL interrupt (register 4, bit 5) is generated if enabled.
0001	Skip		Instructs the core to load the message-to-message timer with the value stored in Timer Value (command block, word 8). The value sets the length of time the core will wait before proceeding to the next command block.
0010	Go To		Instructs the core to branch to the command block starting at the address located in Branch Address (command block, word 7). The GOTO instruction also supports asynchronous operation when enhanced functions are enabled (see Bus Controller GOTO Enhancements, page 77).
0011	BIT		Core1553BRM does not implement built-in self-test. This command will clear any error conditions set in the BIT word (register 6), and the core will jump to the next command block.
0100	Execute Block -Continue	✓	Instructs the core to execute the current command block and proceed to the next upon completion.
0101	Execute Block –Branch	✓	Instructs the core to execute the current command block and branch unconditionally to the command block starting at the address located in Branch Address (command block, word 7).
0110	Execute Block –Branch on Condition	✓	Instructs the core to execute the current command block and to branch to the command block starting at the address located in Branch Address (command block, word 7) if the conditions listed in bits 7:1 of the Control Word are met. If the condition is not met, this opcode will function as opcode 0100.
0111	Retry on Condition	✓	Instructs the core to retry a message the number of times indicated in bits 11:10 of the Control Word if the conditions in bits 7:1 are met. If the conditions are not met, this opcode will function as opcode 0100.
1000	Retry on Condition – Branch		Instructs the core to execute the current command block and to branch to the command block starting at the address located in Branch Address (command block, word 7) if the conditions listed in bits 7:1 of the Control Word are met. If the condition is not met, this opcode will function as opcode 0100



Table 34 • Opcodes (continued)

Opcode	Name	1553 Command Processing	Function
1001	Retry on Condition – Branch if All Retries Fail	√	Instructs the core to retry a message the number of times indicated in bits 11:10 of the Control Word if the conditions in bits 7:1 are met. If all message retries fail, the core branches to the command block starting at the address located in Branch Address (command block, word 7). If these conditions are not met, this opcode will function as opcode 0100.
1010	Interrupt – Continue		Instructs the core to generate an interrupt and continue with the next command block.
1011	Call		Instructs the core to branch to the command block starting at the address located in Branch Address (command block, word 7). The core stores the address of the next command block for use by opcode 1100. The CALL instruction also supports asynchronous operation when enhanced functions are enabled (see Bus Controller GOTO Enhancements, page 77).
1100	Return to Call		Instructs the core to return the command block at the address stored by opcode 1011.
1101	Reserved		The core will generate an Illegal Opcode interrupt (register 4, bit 3), if enabled, and terminate execution.
1110	Load Minor Frame Timer		Instructs the core to load the minor frame timer with the value stored in Timer Value (Control Block, word 8). The core will load the time when the previously set timer value is decremented to zero. Once the timer has been loaded, the core will process the next command block.
1111	Return to Branch		Instructs the core to return to the command block at the address saved during opcodes 0101 or 0110.

7.6.2 Command Words

Located in the second and third memory locations of each command block are 1553 command words. For most 1553 messages, only the first command word is needed. During RT-to-RT transfers, the first command word is the receive command and the second is the transmit command.

7.6.3 Data Pointer

Located in the fourth memory location of each command block is the data pointer, indicating the first location in memory where data associated with the command word(s) is to be stored or fetched from.

7.6.4 Status Word

Command block words 5 and 6 are for 1553 status word storage. The core will store the RT's responding status after a 1553 command. For an RT-to-RT transfer, the status word from the transmitting RT will be stored in word 5, and the status word from the receiving RT will be stored in word 6.

7.6.5 Branch Address

Word 7 of the command block contains the starting address of the command block that is the destination of a branch opcode.



7.6.6 Timer Value

This word of the command block contains the value for setting one of two timers: either the minor frame timer (opcode 1110) or the message-to-message timer (opcode 0001).

Note: The minor frame timer can be driven either from the TCLK pin or an internal 15.625 kHz clock. The message-to-message timer is clocked by the core clock input (12, 16, 20, or 24 MHz).

7.7 MIL-STD-1553A Operation

Core1553BRM can be configured to operate compliant with MIL-STD-1553A. Taking input signal ABSTDIN HIGH configures the core for MIL-STD-1553A-compliant operation (taking this signal LOW actives MIL-STD-1553B mode). An alternate method for configuring the core is to use bit 7, A/B STD (1553A or 1553B Support). When configured for MIL-STD-1553A BC operation, the core will do the following:

- Expect a response from the RT within 9 μs after a message is sent
- Define all mode codes without data
- Define subaddress 00000b as a valid mode code



8 Core1553BRM Operation as a Remote Terminal

8.1 Overview

Core1553BRM can either be synthesized to function as a remote terminal only, or the entire core can be implemented and then configured to operate only as an RT via signals MSELIN[1:0] or MSEL[1:0] (register 1, bits 9:8). See Register 01 – Operation and Status, page 64.

8.2 Features

8.2.1 Indexing

The core, when configured as an RT, can support bulk data transfer, buffering up to 256 messages per subaddress. Once a specified number of messages has been received, the core can signal the host subsystem via an interrupt.

8.2.2 Buffer Ping Pong

The core supports the use of dual buffers per subaddress for data processing. This allows the core to process messages using the primary buffer while the host or subsystem can access the secondary buffer to store new data for transmission or process previously received data. The core will switch back and forth (ping pong) between the two buffers when a message is received or transmitted.

8.2.3 Circular Buffers

To simplify the software servicing of the RTs during periodic or bulk data transfers, the core supports the use of circular buffers. The user can select between two circular buffer modes at start-up or rely on the default operation.

8.2.4 Broadcast

The core architecture allows the user to choose whether or not data received from broadcast commands is to be segregated from data received from non-broadcast commands.

8.2.5 Interrupt History

The core architecture supports a programmable interrupt structure that can store up to 16 interrupts, and the subaddress or command block that generated each interrupt, in a 32-word buffer before servicing.

8.2.6 Message Information

Along with message data words, the core also writes a Message Information Word (MIW) and Time Tag for each processed message. The MIW contains information on the type of message transacted, the word count, and any message errors.

8.3 Control and Message Processing

When Core1553BRM is configured as an RT, its configuration data is stored in registers, and commands and data are stored in external memory. Details of the memory structure are discussed in this section; the control registers are described both here and in Registers, page 46.

8.3.1 Control

Control of the core operating as an RT is accomplished through the use of control words stored in descriptor blocks, and mode codes and subaddresses sent in 1553 messages. Control word information allows the core to generate interrupts, buffer messages, and control message processing. Moreover, the descriptor block contains pointers to data buffers where mode codes and subaddresses to be used by the host or subsystem in further message processing are stored.



For receive commands, the core processes each incoming message for correct format, word count, and contiguous data. If a message error is detected, the core will stop processing the remainder of the message, suppress status word transmission, and set the message error bit (ME, bit 9) of the status word. The core will track the message until the end of the message is detected.

During RT-to-RT transfers, the core will ensure that the terminal address in the incoming status message matches that of the transmitting RT as specified in the command word. The core will set the message error bit in the MIW and prevent transmission of the status word in the case of a mismatch.

8.3.2 Core Interface

The core communicates with the 1553 bus through dual Manchester II encoders/decoders. These encoders/decoders electrically interface with the bus via 1553 bus transceivers. The core receives all message traffic from the bus via either the primary or secondary decoder. Each decoder checks the incoming signal for the proper sync pulse and Manchester waveform, edge skew, number of bits, and parity.

During transmission, the encoded (transmitted) word is repeated back through the core's decoder (loopback). This allows the core to constantly monitor transmissions for possible encoder errors. Should the encoder word and reflected word not match, the WRAPF bit (register 6, bit 14) is set and INTOUTH is generated (if enabled).

In addition to the loopback compare test, the core will terminate a transmission greater than 800 µs by the assertion of Fail-Safe Timer (TIMERONAn or TIMERONBn). This timer is reset upon receipt of another command.

8.3.3 Remote Terminal Address

When the core is operating as an RT, the terminal address can be set one of two ways: via input signals RTADDRIN[4:0] and RTADDRPIN or through the Operation and Status register (register 1, bits 15:10). In all cases, the terminal address must have odd parity, which can be achieved by correctly setting the input signal RTADDRPIN or bit RTPTY (register 1, bit 10). If parity is not correct, the core will set TAPF (register 1, bit 2). TAPF will be valid after the rising edge of RSTINn.

If the terminal address and parity are set from external signals, taking RSTINn LOW will latch the address set. A new address will not be latched until RSTINn is taken HIGH for a minimum of one clock cycle and then LOW with LOCKn set LOW. The core will check the terminal address and parity at power-up.

If the terminal address and parity are set via register 1, bits 15:10 (with LOCKn set HIGH), the core will load the address and check parity once the register 1 write is complete.

Note: Setting BCEN (register 0, bit 4) LOW reserves address 31 (11111b) for use as an RT address.

8.3.4 Reset

The core can be reset in one of three ways:

- Input signal RSTINn
- Via the host or subsystem using SRST (register 0, bit 13)
- Through a 1553 message using Reset Remote Terminal (mode code 01000b)

Using SRST will act as a master reset of the core and will terminate current command processing. This reset will occur immediately. The core must then be reinitialized by the host or subsystem.

If mode code Reset Remote Terminal is used, the core will partially reset after transmission of a status word. During this reset, the encoders/decoders will be cleared, Time Tag will be reset, both buses will be enabled, and the Terminal Flag, if previously inhibited, will be enabled. The core will remain configured and continue to operate as an RT. The CPU interface registers are not reset by the Reset Remote Terminal mode code.



8.4 Registers

The functionality of the core, as well as its specific responses to 1553 events, is controlled though registers. In addition to the seven control registers common to all core implementations, Core1553BRM, when implementing an RT, has 18 registers used to control its functions. Table 35 shows which bits of the 18 control registers are used by the core in RT mode. For more information about register usage information, see Core1553BRM Registers, page 61.

Table 35 • Register/Bit Applicability Map for Core1553BRM as Remote Terminal


Register								Bit	Loca	ation	s						
Address	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00	Control	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		✓	✓	√	✓	√
01	Operation and Status	✓	√	✓	√	√	√	√	✓	✓	✓		✓	✓	√	✓	√
02	Current Command	✓	√	√	√	√	√	√	✓	✓	✓	✓	✓	✓	√	✓	√
03	Interrupt Mask	✓	√	√	√	√	√	√	✓	✓							
04	Pending Interrupt	✓	√	√	√	√	√	√	✓	✓							
05	Interrupt Pointer	✓	√	√	√	√	√	√	✓	✓	✓	✓	✓	√	√	✓	√
06	Built-In Test Register	✓	√	√	√	√	√	√		✓	✓	✓	✓	√	√	✓	√
07	Time Tag	✓	√	√	√	√	√	√	✓	✓	✓	✓	✓	√	√	✓	√
08	Command Block Pointer	✓	√	√	√	√	√	√	✓	✓	✓	✓	✓	√	√	✓	√
09	Status Word	√						√									
16–31	RT Illegalization Registers	√	✓	✓	✓	✓	√	√	✓	√							
32	Enhanced Features													√	√	√	√



8.5 Memory Structure

The host or subsystem controlling the core must allocate 512 consecutive words of memory for storing the subaddress and mode code descriptor tables (Figure 30). The descriptor table is composed of multiple descriptor blocks (each descriptor block is four words). The top of the descriptor table can be set at any address location within the system memory. The descriptor table space is defined and initialized by the host, with the starting address defined by the Descriptor Table Pointer (register 8).

Figure 30 • Remote Terminal Memory Map



Descriptor blocks are stored sequentially in the descriptor table space starting with the receive subaddress descriptor blocks and followed by the transmit subaddress descriptor blocks, receive mode code, and transmit descriptor blocks. Table 36 and Table 37, page 52 give the starting address offset for



each descriptor block, starting from the address location specified in the Descriptor Table Pointer register.

Table 36 • Descriptor Block Starting Addresses

Descriptor	T/R Bit	Starting Address Offset
Subaddress	0	(Subaddress No. × 4) + 0
Subaddress	1	(Subaddress No. × 4) + 128
Mode Code	0	(Mode Code No. × 4) + 256
Mode Code	1	(Mode Code No. × 4) + 384

8.6 Descriptor Blocks

To process messages, the core accesses a descriptor block at the beginning and end of command processing. A descriptor block is composed of four words:

- Control Word
- Data Pointer A
- Data Pointer B
- Broadcast Data Pointer

A unique descriptor block is assigned for each subaddress and mode code used for both receive and transmit commands. Collectively, all of the descriptor blocks are referred to as the Descriptor Table. The contents and configuration of the Descriptor Table are controlled and entered into memory by the host or subsystem.

The Control Word contains information to allow the core to generate interrupts, buffer messages, and control message processing.

Data pointers give the starting address where data is stored for receive commands or read from for transmit commands. The core will store data sequentially starting from the top of the data buffer with a two-address location offset. This two-address offset is to allow space for the MIW (top word location) and the Time Tag (second location).

The Broadcast Data Pointer allows for the segregation of broadcast from non-broadcast data storage. The host or subsystem can control this feature via NII (Control Word register, bit 0). If data segregation is not enabled, the broadcast data is stored starting at the appropriate data pointer location.

Note: Broadcast data segregation applies only to receive commands.

During command processing, the core reads the descriptor block after assertion of ACTIVE. The core then arbitrates for the memory bus and then reads the Control Word and the three data pointers. After reading the descriptor block, the core surrenders control of the bus (negate MEMACCn).

Next, the core starts the acquisition of data words for either transmission or storage. The core begins command post-processing once data acquisition is complete.

During command post-processing, the core again arbitrates for the memory bus. During the descriptor update, the core does the following:

- Modifies the Control Word index field and bits 4, 2, and 1, if required
- Updates Data Pointer A if no message errors occurred during the message transaction (the Broadcast Data Pointer is updated if no errors occurred during broadcast message reception)

None of the data pointers will be updated if the core has ping pong mode enabled. For more information, see Ping Pong Buffer Operation, page 53.


Note: An optional interrupt log entry is performed after a descriptor update.



8.6.1 Control Word

The Control Word (Figure 31) is used by the core in message processing and is initialized by the host or subsystem. The core updates the Control Word during command post-processing to provide the host or subsystem details about the transaction.

Figure 31 • Descriptor Block Control Words



8.6.1.1 Bits 15:8 - INDX (Index)

Received message processing: The INDX bits define the depth of the core's multiple-message buffer. The value can range from 0 to 255. As the core does not buffer messages in ping pong mode, the setting of INDX is invalid and should be initialized to 0. Each time a message is transacted with no errors (and the particular mode code or subaddress has not been illegalized), the value of INDX is decremented by 1. If enabled by INTX, the core will generate an interrupt as INDX is decremented from 1 to 0.

Transmit message processing: Not used.

8.6.1.2 Bit 7 – INTX (Interrupt Equals Zero)

Received message processing: If set HIGH, the core will generate an interrupt as INDX is decremented from 1 to 0. The interrupt will be entered into the Pending Interrupt register (register 4) if not masked. The output signal INTOUTM will be taken HIGH after message processing.

Transmit message processing: Not used.

8.6.1.3 Bit 6 – IWA (Interrupt when Accessed)

Setting this bit enables an interrupt when the core receives a valid subaddress or mode code command. The interrupt will be entered into the Pending Interrupt register (register 4) if not masked. The output signal INTOUTM will be taken HIGH after message processing.

8.6.1.4 Bit 5 – IBRD (Interrupt Broadcast Received)

Setting this bit enables an interrupt when the core receives a valid subaddress or mode code broadcast command. The interrupt will be entered into the Pending Interrupt register (register 4) if not masked. The output signal INTOUTM will be taken HIGH after message processing.

8.6.1.5 Bit 4 – BAC (Block Accessed)

The core will set BAC at the end of message processing to indicate processing status to the host or subsystem. The host or subsystem must initialize this bit to 0.

8.6.1.6 Bit 3 – LA/B (Last A or B Buffer)

In enhanced mode, indicates which buffer was last used (see Bus Controller GOTO Enhancements, page 77).

8.6.1.7 Bit 2 – A/B (A or B Buffer)

If buffer ping pong is enabled, the host can set this bit to indicate which buffer is the primary; otherwise, A/B is not used. A logic 1 designates buffer A as the primary; logic 0 designates buffer B.

8.6.1.8 Bit 1 – BRD (Broadcast)

The core sets this bit to indicate reception of a valid broadcast command.

8.6.1.9 Bit 0 - NII (Notice II)

Received message processing: If set HIGH, NII enables data segregation of broadcast and non-broadcast data by enabling the use of a Broadcast Data Pointer. If set LOW, broadcast data is stored using Data Pointer A.



Transmit message processing: Not used.


8.6.1.10 Data Pointer A and B

Both data pointers A and B (Figure 32) contain the starting address for the storage or retrieval of message data words. At the top of each data buffer is the message information word and the Time Tag. Actual data words are stored sequentially after the MIW and Time Tag. The data pointers point to the location of the MIW and not to where the data words are stored.

In index mode, Data Pointer A is read by the core and used to initialize an internal counter that is incremented after the receipt of each new data word. During post-processing, the core will update Data Pointer A to the next MIW until the Control Word index decrements to 0.

In ping-pong mode, the core sequentially stores or retrieves data words alternately from Data Buffer A or B (indicated by Data Pointer A and B, respectively), and these pointers (Data pointer A or B) are never updated during post-processing.

Figure 32 • Data Pointer A or B




8.6.1.11 Bits 15:0 – DP[15:0] (Data Pointer)

These bits contain the starting address of either Data Buffer A or B, depending on its location in the descriptor block.

8.6.2 Broadcast Data Pointer

If broadcast data segregation is selected (NII set HIGH), the broadcast data pointer operation (Figure 33) is identical to that of either Data Pointer A or B.

Figure 33 • Broadcast Data Pointer



Note: When a broadcast command is followed by a Transmit Last command or Transmit Status Word mode code, the core will transmit a status word with bit 15 of the status word (Broadcast Command Received) set to a logic 1. The Broadcast Command Received bit is cleared by reception of the next valid non-broadcast command.

8.6.2.1 Bits 15:0 – BP[15:0] (Broadcast Data Pointer)

These bits contain the starting address of the Broadcast Data Buffer, if broadcast data segregation has been enabled.

8.7 Data Buffer Structure

Each data buffer, whether data buffer A, B, or broadcast data, is composed of three parts. In the first address location is the MIW. In the second address location is the Time Tag. Up to 32 data words are located in the third and higher locations, consecutively. Each buffer can be located anywhere in memory, but the MIW, Time Tag, and data words must be in consecutive locations. In case of an error condition, all data words in the buffer are considered invalid.


Note: All data pointers have the address for the location of the MIW of that buffer (that is, a data pointer indicates the location of the MIW, not the data words).



8.7.1 Message Information Word

The MIW (Figure 34) contains information on the received or transmitted command: word count, mode codes, status info, and any error conditions.

Figure 34 • Message Information Word



8.7.1.1 Bits 15:11 – WC/MC[4:0] (Word Count / Mode Code)

For subaddresses, WC contains the word count of the received or transmitted command. For mode codes, MC contains the receive or transmit mode code. In both cases, this info comes from bits 15:10 of the 1553 command word.

8.7.1.2 Bit 10

Not used.

8.7.1.3 Bit 9 – CHA/B (Bus A or B)

CHA/B set HIGH indicates that the message was received on bus A; LOW indicates bus B.

8.7.1.4 Bit 8 – RTRT (RT-to-RT Transfer)

Receive only: RTRT set HIGH indicates that the command processed is an RT-to-RT transfer.

8.7.1.5 Bit 7 – ME (Message Error)

This bit set HIGH indicates that an error condition was encounter during processing. Bits 4:0 give details of the error.

8.7.1.6 Bit 6

Not used.

8.7.1.7 Bit 5 – BC (Broadcast)

Bit 5 is broadcast in enhanced mode.

8.7.1.8 Bit 4 – ILL (Illegal Command)

ILL set indicates that the error was an illegal received command.

8.7.1.9 Bit 3 – TO (Timeout)

Receive only: This bit set indicates that the number of words received was less than that specified by the word count or mode code.

8.7.1.10 Bit 2 – OVR (Overrun)

OVR set indicates that the core received either too many words or a data word when none was expected (e.g., a data word with a transmit command).

8.7.1.11 Bit 1 – PRTY (Parity)

Receive only: PRTY set indicates that the core encountered a parity error in the received data words.

8.7.1.12 Bit 0 – MAN (Manchester)

Receive only: This bit set HIGH indicates that the core encountered a Manchester decoding error in the received data words.

8.7.2 Time Tag

The Time Tag field is set to the value of the internal timer (register 7) when the 1553 command word has been received and validated.



8.7.3 Mode Codes

Mode codes allow the BC to communicate commands to the RT. Mode codes may or may not have an associated data word (mode codes for MIL-STD-1553A are defined without a data word).

For all mode codes, the command word is stored within the RT protocol controller and can be accessed via register 2 (except mode code 10010b, Transmit Last Command), and a status word is transmitted. Table 37 lists all the mode codes available for use with Core1553BRM. All mode codes can be legalized or illegalized using the RT legalization registers (registers 16 to 31).

Table 37 • Mode Codes

Mode Code	Function	T/R Bit	Data Word Stored	Data Word Transmitted	Additional Operation
00000:01111	Undefined (without data)	0			
10000	Undefined (with data)	0	✓		
10001	Synchronize (with data)	0	√		Time Tag counter load with data word value
10010:10011	Undefined	0	✓		
10100	Selected Transmitter Shutdown	0	✓		
10101	Override Selected Transmitter Shutdown	0	✓		
10110:11111	Reserved	0	✓		
00000	Dynamic Bus Control	1			Dynamic Bus Acceptance bit set in outgoing status word if enabled in the Control Register
00001	Synchronize	1			Time Tag counter reset to zero
00010	Transmit Status Word	1			Status word cleared after master reset; core updates status word if illegalized.
00011	Initiate Self-Test	1			This mode code is ignored by Core1553BRM.
00100	Transmitter Shutdown	1			Alternate bus disabled
00101	Override Transmitter Shutdown	1			Alternate bus disabled (if enabled in Control register); Reset Remote Terminal mode code clears the transmitter shutdown.
00110	Inhibit Terminal Flag Bit	1			Terminal flag bit set to zero and assertion disabled
00111	Override Inhibit Terminal Flag Bit	1			Terminal flag bit enabled for assertion
01000	Reset Remote Terminal	1			Core reset
01001:01111	Reserved	1			
10000	Transmit Vector Word	1		✓	Service Request bit in status word is clear and SRQ (register 9, bit 8) is also cleared.
10001	Reserved	1		✓	



Table 37 • Mode Codes (continued)

Mode Code	Function	T/R Bit	Data Word Stored	Data Word Transmitted	Additional Operation
10010	Transmit Last Command	1	√		Command word not stored; last command word transmitted; transmitted data word is zero after reset. The core will store this mode code if legalized and will update the status word.
10011	Transmit BIT Word	1	√	✓	The core will transmit the Core1553BRM BIT word (register 6).
10100:10101	Undefined (with data)	1		✓	
10110:11111	Reserved	1		✓	

8.7.4 Data Buffer Operation

As stated earlier, at the top of each data buffer is the MIW and the Time Tag. Actual data words are normally stored sequentially after the MIW and Time Tag. There are several possible schemes for data buffering when the core is operating in RT, indexed, ping pong, or circular mode.

8.7.5 Indexed

In indexed mode, received data is written to the buffer sequentially. Data Pointer A sets the start of the buffer. The MIW, Time Tag, and data words are written sequentially into memory. At the end of every received message, Data Pointer A is updated to point to the next memory location, and the INDX value in the subaddress Control Word is decremented. When the INDX field transitions from 1 to 0, an interrupt is generated. Thus, the host must allocate the correct amount of memory and set the initial INDX value correctly. If the INDX value is set to 10, at least 340 words of memory should be allocated (each message can contain an MIW, Time Tag, and 32 data words).

When in indexed mode, transmit data is always transmitted from the location pointed to by Data Buffer A plus two. The first two locations contain the MIW and Time Tag values.

8.7.6 Ping Pong Buffer Operation

The core architecture supports a dual-buffer operating mode. The core can process messages using the primary buffer while the host or subsystem can use the secondary buffer to store new data for transmission or process previously received data. The core will switch back and forth (ping pong) between the two buffers on a message-by-message basis.

The core will determine the active buffer at the beginning of each message processed. At the end of processing each message, the core will select the alternate buffer on the next message.

For the host or subsystem to effectively use the double-buffering scheme, care needs to be taken that the host or subsystem does not try to access the active buffer currently in use by the core. The host or subsystem can prevent a collision condition by temporarily restricting the core to a single buffer while the host accesses the secondary buffer.

To properly implement buffer servicing while the core is using the ping pong buffering scheme, the host or subsystem needs to do the following:

- Disable the ping pong mode by setting PPEN (register 00, bit 2) LOW
- Verify that ping pong mode has been disabled by querying bit 9, MSGTO (Message Timeout)
- Determine the active buffer by querying bit 2, A/B (A or B buffer), of the current descriptor Control Word
- · Service the secondary buffer
- Re-enable ping pong mode (setting PPEN HIGH)



Verify that ping pong mode has been enabled by querying MSGTO

8.7.7 Circular Buffer Operation

To conserve memory, the user has the option of using circular buffers for data storage and retrieval. There are two modes of circular buffer operation, Mode 1 and Mode 2. Mode 1 uses the same structure for data storage as indexed and ping pong operation, that is, MIW, Time Tag, and data words are stored in a single buffer. Mode 2 segregates the MIW and Time Tag info into a Message Information Buffer (MIB) and data into a separate data buffer.

Note: Both modes use a custom version of the descriptor block. In addition, ping pong mode is disabled when using circular buffers; bit 2, PPEN (Ping Pong Enable), is ignored.

8.7.8 Mode 1 – Combined Storage

Mode 1 uses the default data buffer structure, that is, MIW, Time Tag, and data words stored sequentially. However, the descriptor block and Control Word format are altered. The Mode 1 descriptor block's four parts are as follows:

- Control Word
- Buffer Top Address
- · Current Address Pointer
- Buffer Bottom Address

The Mode 1 control word is identical to the default Control Word, except that bits 15:8, 2, and 0 (INDX, A/B, and NII) are not used.

The Buffer Top Address is used to define the starting address for the top of the circular buffer, and the Buffer Bottom Address is used to define the bottom of the circular buffer.

The Current Address Pointer is initially set equal to the Buffer Top Address. This pointer indicates the starting address (plus two address locations) for data storage and retrieval. After message processing, the core will write the MIW and Time Tag into the two reserved word spaces above the data words and update the value of the Current Address Pointer to the next available data space. If the Current Address Pointer is greater than the Buffer Bottom Address, it is reset to equal the Buffer Top Address.

Note: If the Current Address Pointer will results in data storage beyond the Buffer Bottom Address, the core will read or write the data beyond the Buffer Bottom Address. This condition needs to be anticipated in allocating the system memory.

The core will generate buffer empty and full flags. When the core reaches the end of the buffer, the core will set bit 7, INTX (Interrupt Enable). When the core starts a new message at the top of the buffer, the core will set bit 8, IXEQ0 (Index Equal Zero Interrupt). Either of these interrupts will be accompanied by the output signal INTOUTH going HIGH.

The core generates a circular buffer empty/full interrupt when the buffer reaches the end (that is, CA16 greater than BA16) and begins a new message at the top of the buffer. Bit 8 of the Mask register and bit 7 of the Descriptor Control Word mask enable the generation of the full/empty interrupt. On the occurrence of either interrupt, the INTOUTH output asserts.

8.7.9 Mode 2 – Segregated Storage

In Mode 2 operation, message information (MIW and Time Tag) are stored in a MIB separate from the associated data words. Similar to Mode 1, the descriptor block and Control Word format are altered. The Mode 2 descriptor block's four parts are as follows:

- Control Word
- · Buffer Top Address
- Current Data Address Pointer
- MIB Base Address and Pointer

The Mode 2 Control Word is identical to the default Control Word, except that bits 15:8 define the MIB length (maximum value is 256) and bits 2 and 0 (A/B and NII) are not used. This allows up to 128 MIW and Time Tag pairs to be stored.



8.7.10 Current Data Address Pointer

The Current Data Address Pointer is initially set equal to the Buffer Top Address. This pointer indicates the starting address (no two-address offset) for data storage and retrieval. After message processing, the core will write the MIW and Time Tag into the MIB and update the value of the Current Data Address Pointer to the next available data space. When the MIB is full, the Current Data Address Pointer is reset to equal the Buffer Top Address (that is, the data buffer size must be large enough to contain the data from the number of messages allocated to the MIB; it does not have a fixed size).

8.7.11 The MIB Base Address and Pointer

The MIB Base Address and Pointer word defines the base address for the MIB as well as the MIB Current Data Address Pointer (offset) for message information storage. The most significant bits define the base address, and the least significant, the current address pointer. Since the length of the MIB can vary, so can the number of bits used to define both the Base Address and Current Data Address Pointer (Table 38).

Note: The Current Data Address Pointer must be set on even word boundaries.

Table 38 • MIB Base Address and Pointer Format

Length of		MIB Base Address and Pointer Word						
MIB Buffer	Control Word Bits 15:8	Base Address Bits	MIB Pointer Bits					
1	01h	Bits 15:1	Bit 0					
2	03h	Bits 15:2	Bits 1:0					
4	07h	Bits 15:3	Bits 2:0					
8	0Fh	Bits 15:4	Bits 3:0					
16	1Fh	Bits 15:5	Bits 4:0					
32	3Fh	Bits 15:6	Bits 5:0					
64	7Fh	Bits 15:7	Bits 6:0					
128	FFh	Bits 15:8	Bits 7:0					

Note: The host or subsystem can determine the number of messages processed by querying the MIB Current Data Address Pointer.

After message processing, the core will write the MIW and Time Tag into the MIB and update the value of the MIB Current Data Address Pointer to the next available message space. Once the MIB pointer is equal to the MIB length, the core will reset the pointer to zero and set the Current Data Address Pointer equal to the Buffer Start Address.

8.7.12 Flags

Similar to Mode 1, the core will generate buffer empty and full flags. When the core reaches the end of the buffer, the core will, if enabled, generate the IXEQ0 interrupt.



8.8 MIL-STD-1553A Operation

Core1553BRM can be configured to operate compliant with MIL-STD-1553A. Taking input signal ABSTD HIGH configures the core for MIL-STD-1553A-compliant operation (taking this signal LOW activates MIL-STD-1553B mode). An alternate method for configuring the core is to use bit 7, A/B STD (1553A or 1553B support).

In addition, setting XMTSW (register 0, bit 0) will enable the core to execute the Transmit Status Word mode code when in MIL-STD-1553A mode.

When configured for MIL-STD-1553A BC operation, the core will do the following:

- Respond with a status word within 7 μs
- · Define all mode codes without data
- Ignore the T/R bit setting
- Define subaddress 00000b as a valid mode code—Dynamic Bus Control
- Allow broadcast of all mode codes (except Dynamic Bus Control and Transmit Status Word, if enabled)

When the core is configured for MIL-STD-1553A BC operation, note the following:

- All mode codes use mode code transmit control and information words.
- Only status bits ME and TF are defined; the rest are programmable.
- Both receive and transmits versions of the same mode code need to be legalized.
- The user needs to correctly program the legalization registers for MIL-STD-1553A operation. These
 registers are initialized for MIL-STD-1553B operation as defined in the datasheet.



9 Core1553BRM Operation as a Bus Monitor

9.1 Overview

Core1553BRM can either be synthesized to function as a BM only, or the entire core can be implemented and then configured to operate only as a BM via signals MSELIN[1:0] or MSEL[1:0] (register 1, bits 9:8). See Register 01 – Operation and Status, page 64.

9.2 Features

9.2.1 Message Information

For every message transacted on the bus, the BM will store a message information word containing general message info and any error codes. (This MIW has a different format than the RT MIW.)

9.2.2 Combined RT/BM Operation

The core can be configured to operate as both an RT and a BM, allowing the core to communicate on and monitor the bus. In this configuration, the BM cannot monitor its own transactions as an RT.

9.3 Control and Message Processing

When configured as a BM, Core1553BRM configuration data is stored in registers, and commands and data are stored in external memory. Details of the memory structure are discussed later; the control registers are described both here and in Registers, page 58.

As 1553 messages are pulled from the bus, the BM stores the information (command, status, and data locations) in monitor blocks, eight-word locations in memory. Associated data words are also stored in memory. During processing, the core generates a message information word that can give the host detailed information on each message received. The monitor block and data format is similar to the formats used by the bus controller, so it is very simple for the core to switch from BM to BC and then retransmit the messages.

The BM can be configured to monitor-specific terminal addresses. Terminal addresses the BM should monitor are set via registers 14 and 15 (monitor filters A and B).

If the core detects an error in the command word, data word, or RT status, the associated data will not be stored, and the MIW will be updated to reflect the error condition.

If the core is configured to operate as a combined RT/BM, the BM can monitor traffic for a specified terminal address, but not for its own terminal address. Moreover, RT activity takes priority over BM activity. For example, if a message destined for the RT is detected, all BM processing will cease (even mid-message) until the RT has completed message processing. For an RT-to-RT transfer that involves the terminal address of the RT/BM, the RT will process the entire message regardless of which terminal address on the bus has been issued the command first.



9.4 Registers

The functionality of the core as well as its specific responses to 1553 events is controlled through registers. In addition to the seven control registers common to all core implementations, Core1553BRM, when implementing a BM, has seven additional registers used to control its functions. Table 39 shows which bits of the 14 control registers are used by the core in BM mode. For more information about register usage information, see Core1553BRM Registers, page 61.

Table 39 • Register/Bit Applicability Map for Core1553BRM as Bus Monitor

Register								Ві	it Lo	catio	ns						
Address	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00	Control	✓	✓	✓			✓				✓	✓	✓			✓	
01	Operation and Status							✓	√	√	√			✓	√	√	√
02	Current Command	✓	✓	√	√	√	√	✓	√	√	√	√	√	✓	√	√	√
03	Interrupt Mask	✓			√	√											✓
04	Pending Interrupt	✓			√	√											✓
05	Interrupt Pointer	✓	✓	√	√	√	√	✓	√	√	√	√	√	✓	√	√	√
06	Built-In Test Register	✓				√	√			√	√	√	√	✓	√	√	√
07	Time Tag	✓	✓	√	√	√	√	✓	√	√	√	√	√	✓	√	√	√
11	Monitor Block Pointer	✓	✓	√	√	√	√	✓	√	√	√	√	√	✓	√	√	√
12	Monitor Data Pointer	✓	✓	√	√	√	√	✓	√	√	√	√	√	✓	√	√	√
13	Monitor Block Counter	✓	✓	√	√	√	√	✓	√	✓	✓	√	√	✓	√	√	√
14	Monitor Filter A	✓	✓	√	√	√	√	✓	√	✓	✓	√	√	✓	√	√	✓
15	Monitor Filter B	√	✓	√	√	√											
32	Enhanced Features															√	√

9.5 Memory Structure

The external memory space (up to 64 k words) can be sized and allocated by the user according to the needs of the application. This memory space is needed to hold monitor blocks, data, and the Interrupt Log List. How the memory is allocated is up to the user.

As the number of monitor blocks needed for the application is known (set by register 13, Monitor Block Count), the user can predetermine the space required for their storage. The monitor blocks can be stored in contiguous memory locations for ease of operation.

The starting address is set by register 11, Monitor Command Pointer. As monitor blocks are stored, the value of Monitor Block Count is decremented to 0 to the end of the memory space allocated. When the next monitor block is to be stored, the counter is reset to the initial value and the incoming monitor block is stored in the top location, and the cycle continues.

Each monitor block contains a data pointer to indicate where data for that block is to be stored. Data storage for all monitor blocks starts at the location defined by register 12, Monitor Data Pointer. For more information, see Monitor Blocks, page 59.

The Interrupt Log List is a 32-word ring buffer that contains information necessary to service interrupts. The memory space for the Interrupt Log List must be allocated on a 32-word boundary. The starting location for the Interrupt Log List is set by register 5, Interrupt Pointer (For more information, see Interrupts, page 75).



9.6 Monitor Blocks

As the BM receives each 1553 message for a terminal address to be monitored, information regarding the message is stored in a monitor block (similar in structure to a command block), an eight-word contiguous block. The monitor block's eight contiguous memory locations are one MIW, two command word locations, a data pointer, two status word locations, and a Time Tag. The last location is not used (Table 40).


Table 40 • Monitor Block Structure

Word	Function
1	Message Information Word
2	Command Word 1
3	Command Word 2
4	Data Pointer
5	Status Word 1
6	Status Word 2
7	Time Tag
8	Not Used

9.6.1 Message Information Word

Location one of a monitor block contains the MIW (Figure 35), which holds information about the type of message stored and any errors. For RT-to-RT transfers, the MIW applies to the complete message.

Figure 35 • Message Information Word



9.6.1.1 Bits 15:12 - Opcode

Since the BM must be able to function as a BC, these bits are set to the Execute and Continue opcode (0100b).

9.6.1.2 Bits 11:10 – Retry # (Retry Number)

Again, since the BM must be able to function as a BC, the Retry # bits are set to 00b.

9.6.1.3 Bit 9 – CHA/B (Channel A/B)

Setting this bit HIGH indicates that the message was received on bus A; LOW indicates bus B.

9.6.1.4 Bit 8 – RT–RT (RT-RT Transfer)

The RT–RT bit indicates whether the current message involves an RT-to-RT transfer. This bit will be set if the BM is configured to monitor the receive or transmit terminal address.

9.6.1.5 Bit 7 – ME (Message Error)

This bit set HIGH indicates that an error condition was encountered during processing. Bits 6:0 give details of the error.

9.6.1.6 Bit 6 – MCwD (Mode Code without Data)

This bit will be set HIGH to indicate that the core has processed a mode code without an associated data word.



9.6.1.7 Bit 5 - BRD (Broadcast)

This bit will be set HIGH to indicate that the core has processed a broadcast message.

9.6.1.8 Bit 4

Reserved.

9.6.1.9 Bit 3 – TO (Timeout)

This bit set indicates that the number of words monitored was less than that specified by the word count or mode code.

9.6.1.10 Bit 2 – OVR (Overrun)

OVR set indicates that the core received either too many words or a data word when none was expected (e.g., a data word with a transmit command).

9.6.1.11 Bit 1 – PRTY (Parity)

PRTY set indicates that the core encountered a parity error in the monitored data words.

9.6.1.12 Bit 0 – MAN (Manchester)

This bit set HIGH indicates that the core encountered a Manchester decoding error in the monitored data or status words.

9.6.2 Command Words

Located in the second and third memory locations of each monitor block are 1553 Command Words. For most 1553 messages, only the first Command Word contains data. During RT-to-RT transfers, the first Command Word is the Receive command and the second is the Transmit command.

9.6.3 Data Pointer

Located in the fourth memory location of each monitor block is the Data Pointer, indicating the first location in memory where data associated with the Command Word(s) is to be stored. Data is stored contiguously from the Data Pointer location. For RT-to-RT transfers, the pointer is used to store transmitted data.

9.6.4 Status Words

Monitor block words 5 and 6 are for 1553 status word storage. The core will store the RT's responding status after a 1553 command. For an RT-to-RT transfer, the status word from the transmitting RT will be stored in word 5, and the status word from the receiving RT will be stored in word 6.

9.6.5 Time Tag

Word 7 of the monitor block contains the Time Tag for the stored message. The value contains the value of the internal timer (register 7) when the command word is received and validated. It is stored at the end of message processing.

Note: Word 8 of the Monitor Block is not used.

9.7 MIL-STD-1553A Operation

Core1553BRM can be configured to operate compliant with MIL-STD-1553A. Taking input signal ABSTD HIGH configures the core for MIL-STD-1553A-compliant operation (taking this signal LOW activates MIL-STD-1553B mode). An alternate method for configuring the core is to use bit 7, A/B STD (1553A or 1553B support). When configured for MIL-STD-1553A BM operation, the core will do the following:

- Expect a response from the RT within 9 µs after a message is sent
- Define all mode codes without data
- Define subaddress 00000b as a valid mode code



10 Core1553BRM Registers

Regardless of whether Core1553BRM is used to implement a BC, RT, BM, or combination of the three, functionality of the core is controlled via register configuration. The CPU interface to the core allows the system CPU to read and write all the control registers. The CPU can directly access the memory connected to the backend interface as well.

The core includes thirty-three 16-bit registers. Of the 33 registers, 17 are used for control functions and 16 for RT command illegalization. Use of the RT command illegalization registers is optional and can be omitted from the core implementation, thus reducing the required logic. Table 41 details each of these 33 registers as well as their applicability.

Table 41 • Core1553BRM Registers

Register			,	
Address	Name	RT	ВС	ВМ
00	Control	✓	✓	✓
01	Operation and Status	✓	✓	✓
02	Current Command	✓	✓	✓
03	Interrupt Mask	✓	✓	✓
04	Pending Interrupt	✓	✓	✓
05	Interrupt Pointer	✓	✓	✓
06	Built-In Test register	✓	✓	✓
07	Time Tag / Minor Frame Timer	✓	✓	✓
08	Descriptor/Command Block Pointer	✓	✓	
09	1553A/B Status Word	✓	✓	✓
10	Initialization Count			
11	Monitor Command Pointer			✓
12	Monitor Data Pointer			✓
13	Monitor Block Count			✓
14	Monitor Filter A			√
15	Monitor Filter B			√
16–31	RT Legalization Registers	✓		
32	Enhanced Features	✓	✓	✓

At reset, all registers are set to value 0000h, except those registers directly controlled via input signals to the core.

Of the 17 control registers shown in Table 41, eight have identical functions in all three core implementations: register addresses 00 through 06 and address 32. These common registers are described below. The remaining registers are covered under the BC, RT, and BM detailed implementation register sections (BC: Bus Controller–Specific Registers, page 70, RT: Remote Terminal–Specific Registers, page 71, BM: Bus Monitor–Specific Registers, page 74).




10.1 Common Control Registers

10.1.1 Register **00** – Control

The Control register (Figure 36) is used to set core configuration. The STEX bit must be taken LOW prior to writing to this register.

Figure 36 • Register 00 - Control



10.1.1.1 Bit 15 - STEX (Start Execution)

Taking this bit HIGH initiates core operation. If operation is to be halted, STEX can be taken LOW.

BC operation: Taking STEX LOW will halt core operation after completing the current opcode. Prior to halting, the core determines the next command block pointer address and loads the value into register 8. For an EOL command block, register 8 is not updated.

RT operation: An RT address parity error will stop core operation regardless of how this bit is set. If an RT address parity error occurs, register 1, bit 3 (EX) will be set LOW and bit 2 (TAPF) will be set HIGH.

BM operation: Taking STEX LOW will halt core operation after processing the current 1553 message.

10.1.1.2 Bit 14 - SBIT (Start BIT)

The core does not support BIT, but the SBIT (Start BIT) must be Low to initiate core operation.

10.1.1.3 Bit **13 – SRST** (Software Reset)

When SRST is taken HIGH, the core is reset immediately. SRST will clear all internal registers. The core will automatically clear this bit as it resets itself.

10.1.1.4 Bit 12 – BAEN (Bus A Enable)

RT operation only (ignored by BC and BM implementation): Taking BAEN HIGH enables Bus A. Set LOW, the core will ignore all commands sent over Bus A.

10.1.1.5 Bit 11 – BBEN (Bus B Enable)

RT operation only (ignored by BC and BM implementation): Taking BBEN HIGH enables Bus B. Set LOW, the core will ignore all commands sent over Bus B.

10.1.1.6 Bit 10 – ETCE (External Timer Clock Enable)

Assertion of ETCE will force the core to use the external timer clock source (TCLK).

RT and BM operation: ETCE controls the clock source for the internal Time Tag counter.

BC operation: ETCE controls the clock source used for minor frame timing.

Note: The clock frequency must be set prior to starting core operation.

10.1.1.7 Bit 9 – MSGTO (Message Timeout)

BC and BM operation: MSGTO sets the RT no response timeout period. During MIL-STD-1553B operation, the programmable timeout occurs at either 14 μs or 30 μs when set LOW or HIGH respectively. In MIL-STD-1553A mode, timeout occurs at either 9 μs or 21 μs when set LOW or HIGH respectively.

RT operation: When ping pong buffer mode is enabled (bit 2), bit 9 set HIGH serves to acknowledge to the host that ping pong mode has been enabled; set LOW, it acknowledges that this mode has been disabled.



10.1.1.8 Bits 8:7 - BUFM[1:0] (Buffer Mode)

RT operation only: BUFM sets whether the core will use standard or circular buffer modes (For more information, see Circular Buffers, page 44). BUFM bits are set as shown in Table 8-2 (note the reversed bit order):

Table 42 • Buffer Modes

Reg_00[2]	Reg_00[8]	Reg_00[7]	Buffer Mode
0	0	0	INDEX mode
0	0	1	INDEX mode
0	1	0	Circular mode 1
0	1	1	Circular mode 2
1	0	0	Ping Pong mode
1	0	1	Ping Pong mode
1	1	0	Circular mode 1
1	1	1	Circular mode 2

10.1.1.9 Bit 6

Not used.

10.1.1.10 Bit 5 - BMC (Bus Monitor Control)

BM operation only: If BMC is set LOW, the core will monitor all RTs on the bus. If set HIGH, the core will monitor only the RTs specified in Monitor Filter registers 14 and 15.

10.1.1.11 Bit 4 – BCEN (Broadcast Enable)

Setting BCEN HIGH enables 1553 broadcast mode. Setting BCEN LOW reserves RT address 31 (11111b) for use as an RT address.

10.1.1.12 Bit 3 – DYNBC (Dynamic Bus Control Acceptance)

RT operation only: Setting DYNBC HIGH allows the core to respond to a Dynamic Bus Control mode code with status word bit 18 set HIGH. When set LOW, the core will not set the Dynamic Bus acceptance bit in the status word.

10.1.1.13 Bit 2 - PPEN (Ping Pong Enable)

RT operation: If PPEN is set HIGH, ping pong buffer mode is enabled; taking PPEN LOW enables the message indexing features.

BC operation: If PPEN is set HIGH, the core will alternate between **Bus A** and **Bus B** on message retries. If set LOW, the core will retry only on the programmed bus as defined in the command block Control Word.

Ping Pong Enable/Disable Handshake: Ping Pong Enable/Disable Handshake allows a user to disable ping-pong to service the inactive primary buffer without stopping the core or putting it into INDEX mode, using Register_00[2]. However, it must be entered before the time for a message gap and command word processing has elapsed otherwise the received data in the primary buffer would be overwritten. Also, it must be exited before subsequent messages overwrite the data in the secondary buffer. Remote terminal ping pong operation section in handbook section 9 also explains how bit 3 of the command word can be used to determine if data has been overwritten.

10.1.1.14 Bit 1 – INTEN (Interrupt Log List Enable)

When INTEN is set HIGH, interrupt logging is enabled.




10.1.1.15 Bit 0 - XMTSW (Transmit Word Status)

RT operation only: Setting XMTSW HIGH enables the core to execute the Transmit Status Word mode code when in MIL-STD-1553A mode.

10.1.2 Register 01 – Operation and Status

The Operation and Status register (Figure 37) reflects pertinent status information for the core. This register is not cleared on RSTINn but will reflect the actual stimulus applied to input pins RTA[4:0], RTPTY, MSEL[1:0], A/B STD, and LOCKn. Taking LOCKn LOW prevents writes to the remote terminal address, mode selects, and A or B standard bits. When the core is operational (STEX = 1), this register cannot be written.

Figure 37 • Register 01 - Operation and Status



10.1.2.1 Bits 15:11 – RTA[4:0] (Remote Terminal Address)

RT operation only: Setting these bits determines the RT address for the core. When LOCKn is active, these bits are read-only.

10.1.2.2 Bit 10 – RTPTY (RT Address Parity)

RT operation only: This bit is set to provide odd parity for the RT address set in RTA[4:0]—required for proper core operation. When LOCKn is active, this bit is read-only. This bit value is latched on the rising edge of RSTINn.

10.1.2.3 Bit 9:8 - MSEL[1:0] (Mode Select)

MSEL is used to set the operating mode of the core, BC, RT, BM, or BM/RT. The settings are shown in Table 43.

Table 43 • Mode Select Settings

MSEL[1:0]	Core1553BRM Operation
00	Bus Controller
01	Remote Terminal
10	Bus Monitor
11	Bus Monitor and Remote Terminal

When LOCKn is active, these bits are read-only. Values written to these bits are latched on the rising edge of RSTINn.

10.1.2.4 Bit 7 – A/B STD (1553A or 1553B Support)

A/B STD is set LOW for MIL-STD-1553B operation and HIGH for MIL-STD-1553A. When LOCKn is active, this bit is read-only. This bit value is latched on the rising edge of RSTINn.

RT operation only: Setting this bit for MIL-STD-1553A operation also enables the use of XMTSW (register 0, bit 0).

10.1.2.5 Bit 6 – LOCK (LOCK Status)

LOCK is a read-only bit indicating the inverted status of the input signal LOCKn, that is, LOCK = 1 when the core is locked and LOCK = 0 when the core is unlocked. This bit value is latched on the rising edge of RSTINn.



10.1.2.6 Bit 5

Not used.

10.1.2.7 Bit 4 – SSYSF (SSYSF Status)

RT operation only: SSYSF is a read-only bit indicating the inverted status of the input signal SSYSFn.

10.1.2.8 Bit 3 – EX (Core Executing)

EX is a read-only bit indicating the operational status of the core: HIGH, the core is executing; LOW, the core is idle.

10.1.2.9 Bit 2 – TAPF (RT Address Parity Fail)

RT operation only: When this read-only bit is HIGH, it indicates that there is a parity error between bits 15:11 and bit 10 of this same register.

10.1.2.10 Bit 1 – READY (READY Status)

READY is a read-only bit indicating the inverted status of the output signal READYn. This bit value is cleared at reset.


10.1.2.11 Bit 0 - TERACT (Terminal Active)

TERACT is a read-only bit indicating the inverted status of the output signal ACTIVE, indicating that the core is currently processing a message. This bit value is cleared at reset.

10.1.3 Register 02 – Current Command

This read-only register, shown in Figure 38, contains the current command, either received or transmitted by the core.

Figure 38 • Register 02 - Current Command



10.1.3.1 Bits 15:0 – CC[15:0] (Current Command)

RT and BM operation: This register contains the last valid command received by the core.

BC operation: When transmission of the command word begins, this register contains the command being transmitted by the core. The value is updated with the execution of each command block. During RT-to-RT transfers, this register will reflect the last valid command being received.

10.1.4 Register 03 – Interrupt Mask

The Core1553BRM architecture allows for the masking of all interrupts. An interrupt is masked if the corresponding bit of this register (Figure 39) is set to LOW, allowing the host or subsystem to temporarily disable the service of interrupts. While masked, interrupt notification does not occur. The unmasking of an interrupt after the event occurs does not generate an interrupt for that event. (For more information about interrupt definitions, see Register 04 – Pending Interrupt, page 66.

Figure 39 • Register 03 - Interrupt Mask



10.1.4.1 Bit 15 – DMAF (DMA Fail Interrupt)

For all operating modes.



10.1.4.2 Bit 14 – WRAPF (Wrap Fail Interrupt)

For BC and RT operating modes only.

10.1.4.3 Bit 13 – TAPF (Terminal Address Parity Fail Interrupt)

For RT operating mode only.

10.1.4.4 Bit 12 – BITF (BIT Fail Interrupt)

For all operating modes.

10.1.4.5 Bit 11 – MERR (Message Error Interrupt)

For all operating modes.

10.1.4.6 Bit 10 – SUBAD (Subaddress Accessed Interrupt)

For RT operating mode only.

10.1.4.7 Bit 9 - BDRCV (Broadcast Command Received Interrupt)

For RT operating mode only.

10.1.4.8 Bit 8 – IXEQ0 (Index Equal Zero Interrupt)

For RT operating mode only.

10.1.4.9 Bit 7 – ILLCMD (Illegal Command Interrupt)

For RT operating mode only.

10.1.4.10 Bit 6

Not used.

10.1.4.11 Bit 5 – EOL (End of List Interrupt)

For BC operating mode only.

10.1.4.12 Bit 4 – ILLCMD (Illogical Command Interrupt)

For BC operating mode only.

10.1.4.13 Bit 3 – ILLOP (Illogical Opcode Interrupt)

For BC operating mode only.

10.1.4.14 Bit 2 – RTF (Retry Fail Interrupt)

For BC operating mode only.

10.1.4.15 Bit 1 – CBA (Command Block Accessed Interrupt)

For BC operating mode only.

10.1.4.16 Bit 0 – MBC (Monitor Block Counter Interrupt)


For BM operating mode only.

10.1.5 Register 04 – Pending Interrupt

This register (Figure 40) identifies interrupt events. The Pending Interrupt register is cleared at the end of a read of or write to any other core register. If a bit in the range 15:12 is set, the signal INTOUTH is driven HIGH. If a bit in the range 11:0 is set, the signal INTOUTM is driven HIGH (For more information about interrupts, see Interrupts, page 75).



Figure 40 • Register 04 - Pending Interrupt



10.1.5.1 Bit 15 – DMAF (DMA Fail Interrupt)

All operating modes: To allow the core to correctly transmit and receive on the 1553 bus, all memory accesses must complete within a specified time. The core datasheet details the memory access requirements. When the core accesses memory, an internal timer is started. If the memory access is not completed by the time the counter decrements to 0, this interrupt is generated. If DMAF occurs, current command processing ends, and the core will remain online.

During RT operation: The current cycle terminates, and the bus is released.

10.1.5.2 Bit 14 – WRAPF (Wrap Fail Interrupt)

BC and RT operating modes only: The core automatically compares the transmitted word (encoder word) to the reflected decoder word via the continuous loopback feature. If the encoder word and reflected word do not match, the WRAPF bit is set, both here and in Built-In Test (register 6, bit 14).

10.1.5.3 Bit 13 – TAPF (Terminal Address Parity Fail Interrupt)

RT operating mode only: This bit is set HIGH to indicate an RT address parity error. When a parity error occurs, the core will not begin operation (STEX bit forced to LOW), and Bus A and B are not enabled. The TAPF bit is also set in Built-In Test (register 6, bit 13).

10.1.5.4 Bit 12

Not used.

10.1.5.5 Bit 11 – MERR (Message Error Interrupt)

All operating modes: If the core detects errors in Manchester, sync field, word count (too many or too few), MIL-STD-1553 word parity, bit count (too many or too few), or protocol, this bit is set.

During RT operation: This bit is always set when the core asserts bit 9 of the status word (e.g., illegal commands, invalid data word, etc.).

10.1.5.6 Bit 10 - SUBAD (Subaddress Accessed Interrupt)

RT operating mode only: SUBAD is set when a preselected subaddress has transacted a message. To preselect a subaddress, the IWA bit (bit 6) in the subaddress control word is set. The host must query the interrupt log Interrupt Address Word (IAW) to determine which subaddress generated the interrupt.

10.1.5.7 Bit 9 - BDRCV (Broadcast Command Received Interrupt)

RT operating mode only: When the core receives a valid broadcast command, BDRCV is set and the core suppresses status word transmission.

10.1.5.8 Bit 8 – IXEQ0 (Index Equal Zero Interrupt)

RT operating mode only: The core sets IXEQ0 to indicate the completion of a predefined number of commands by the core. This interrupt is generated in indexed mode when the INDX value in the subaddress control word decrements from 1 to 0 or when, in circular buffer mode, a buffer wraps back to the start. When this interrupt occurs, the host or subsystem must update the subaddress descriptor block to prevent potential loss of data.

10.1.5.9 Bit 7 – ILLCMD (Illegal Command Interrupt)

RT operating mode only: When the core receives an illegal command, ILLCMD is set and responds with a status word only. Bit 9 of the status word is set. A command is determined legal or illegal by the legalization registers (registers 16 to 31).



10.1.5.10 Bit 6

Not used.

10.1.5.11 Bit **5** – **EOL** (**End Of List Interrupt**)

BC operating mode only: EOL is set when the core reaches the End of List command.

10.1.5.12 Bit 4 – ILLCMD (Illogical Command Interrupt)

BC operating mode only: The core checks for RT–RT terminal address field match, RT–RT transmit/receive bit mismatch and correct order, and broadcast transmit commands. When such an error is detected, the core sets this bit and will halt execution.

10.1.5.13 Bit 3 – ILLOP (Illogical Opcode Interrupt)

BC operating mode only: If a reserved opcode occurs in a command block, the core will set this bit and halt operation.

10.1.5.14 Bit 2 – RTF (Retry Fail Interrupt)

BC operating mode only: The core sets this bit when all programmed retries have failed.

10.1.5.15 Bit 1 – CBA (Command Block Accessed Interrupt)

BC operating mode only: The core sets CBA when a command block is accessed (opcode 1010b).

10.1.5.16 Bit 0 – MBC (Monitor Block Counter Interrupt)

BM operating mode only: When the core's monitor block counter reaches 0, MBC is set.

Note: The core does not discriminate between messages with or without errors.


Note: Do not read Register 04 in the middle of operation as it may conflict with the core updating this register. It will result in incorrect data written to Register 04. The following are the two solutions to overcome this issue:

- · Check with Register 05 and look at the pointer, and then read interrupt log
- Only read Register 04 when there is no operation (Wait for EOL)

10.1.6 Register 05 – Interrupt Pointer

The Interrupt Pointer register (Figure 41) contains the starting base address and pointer location of the Interrupt Log List within the 64 k words of system memory. The Interrupt Log List is a 32-word ring buffer that contains information necessary to service interrupts. The most significant 11 bits designate the base address of the ring buffer (which occurs on a 32-word boundary, that is, the host must initialize the five least significant bits to 00000b). The core controls the five least significant bits to indicate the pointer location. The host or subsystem reads these five bits to determine the location and number of interrupts within the Interrupt Log List.

Figure 41 • Register 05 - Interrupt Pointer




10.1.6.1 Bits 15:0 – INTA[15:0] (Interrupt Pointer)

Interrupt Log List base address and location pointer.

10.1.7 Register 06 – Built-In Test Register

The BIT register (Figure 427) contains the status of the automatic health monitoring of Core1553BRM. The core does not support the control register BIT function (register 0, bit 14). All of the bits may be set and cleared by the CPU writing to the BIT register.

Figure 42 • Register 06 - Built-In Test Register



Bits 7:0 are readable and writable by the CPU; their value will be included in the BIT word when it is transmitted by the RT, after power-up reset bits 7:0 are initialized with a version number. Version numbers are provided in the core release notes.

10.1.7.1 Bit 15 – DMAF (DMA Fail Interrupt)

All operating modes: To allow the core to correctly transmit and receive on the 1553 bus, all memory accesses must complete within a specified time. The core datasheet details the memory access requirements. When the core accesses memory, an internal timer is started. If the memory access is not completed by the time the counter decrements to 0, this interrupt is generated.

10.1.7.2 Bit 14 – WRAPF (Wrap Fail Interrupt)

BC and RT operating modes only: The core automatically compares the transmitted word (encoder word) to the reflected decoder word via the continuous loopback feature. If the encoder word and reflected word do not match, the WRAPF bit is set.

10.1.7.3 Bit 13 – TAPF (Terminal Address Parity Fail Interrupt)

RT operating mode only: This bit is set HIGH to indicate an RT address parity error. When a parity error occurs, the core will not begin operation (STEX bit forced to LOW), and Bus A and B are not enabled.

10.1.7.4 Bit 12

Not used.

10.1.7.5 Bit **11 – CHAF (Channel A Failure)**

CHAF is set when a transmitter timeout occurs on Bus A.


10.1.7.6 Bit **10 – CHBF** (Channel B Failure)

CHBF is set when a transmitter timeout occurs on Bus B.

10.1.8 Register 32 – Enhanced Features Register

This register, shown in Figure 43, enables various additional features of Core1553BRM.

Figure 43 • Register 32 - Enhanced Features



10.1.8.1 Bits 15:8 - VERSION

These bits indicate the version number of the core. The release notes provided with the core detail the values currently in use.

10.1.8.2 Bits 7 - Reserved

This bit is reserved for controlling possible future enhancements to the core. It may be set LOW, but a HIGH must not be written to ensure compatibility with future core releases. This bit is set LOW at reset.



10.1.8.3 Bit 6 - LOOPBACK (Loopback Enable)

When set, this bit will loop back the 1553 buses; the receive data input will be connected to the transmit data output, and the external transmit data outputs will be held inactive. If the core is configured as a BC and a broadcast transmit data message is transmitted, the core should transmit and verify its transmissions and report no errors; if a normal transmit data command is used, the core should report a no-response error condition. This bit is LOW at reset.

10.1.8.4 Bit 5 - ASYNCMSG (Enabled Asynchronous Message)

When set, this bit enables the asynchronous message option on the BC GOTO instruction (see Bus Controller GOTO Enhancements, page 77). This bit is LOW at reset.

10.1.8.5 Bit 4 – FASTIMG (Fast Inter-Message Gap)

BC operation only: When set LOW, the core operates with a minimum inter-message gap of 28 μ s. When set HIGH, the minimum inter-message gap is reduced to 6 μ s. The inter-message gap may be longer if the backend logic delays asserting the MEMGNTn signal. This bit is set LOW at reset.

10.1.8.6 Bit 3 – FORCEORUN (Force Overrun)

When set, the core will transmit more than 32 data words (actually the message word count plus 32), causing the internal transmission overrun timer to trigger. This bit is set LOW at reset and should not be set HIGH in normal operation. It is intended to allow the transmission timers to be tested.

10.1.8.7 Bit 2 – USEXTOK (Use External Verification)

RT operation only: When set LOW, the core uses the internal register settings to verify command words. When set HIGH, the core uses the external command word validation logic input CMDOK.

10.1.8.8 Bits 1:0 – CLKFREQ (Clock Frequency)

CLKFREQ sets the core operating frequency and can be selected to be 12, 16, 20, or 24 MHz (Table 44). The reset value of the registers is set by the INITFREQ parameter. If the LOCKFREQ parameter is set, these bits cannot be changed.

Table 44 • Clock Frequencies

CLKFREQ[1:0]	Core Operating Frequency
00	12 MHz
01	16 MHz
10	20 MHz
11	24 MHz


10.2 Bus Controller-Specific Registers

In addition to the seven common control registers, Core1553BRM, when implementing a BC, has three registers used to control its functions. These are registers 7, 8, and 10.

10.2.1 Register 07 – Minor Frame Timer Register

This read-only register, shown in Figure 44, is loaded via the Minor Frame Timer (MFT) opcode (1110b). For user-defined resolution, use TCLK. This register resets to zero any time operation halts.

Figure 44 • Register 07 - Minor Frame Timer Register






10.2.1.1 Bits 15:0 - MFT[15:0] (Minor Frame Timer)

These bits contain the value of the Minor Frame Timer.

10.2.2 Register 08 – Command Block Pointer

This register (Figure 45) contains the location at which to start the command blocks. After execution begins, this register is automatically updated with the address of the next block.

Figure 45 • Register 08 - Command Block Pointer



10.2.2.1 Bits 15:0 – CBA[15:0] (Command Block Address)

These bits contain the starting address of the command block.

10.2.3 Register 10 – Not Implemented

10.3 Remote Terminal-Specific Registers

In addition to the seven common control registers, Core1553BRM, when implementing a remote terminal, has three additional registers (7, 8, and 9) used for control and 16 registers (16:31) used for command legalization.


10.3.1 Register 07 – Time Tag Register

This register (Figure 46) contains the current value for the 16-bit, free-running counter contained within the core. The default resolution of this timer is 64 us/bit, or the user can alter this resolution via the input signal TCLK. The timer begins counting on the rising edge of RSTINn or within 64 us after one of the following events:

- Receipt of a valid Reset Remote Terminal mode code
- · Receipt of a valid Synchronize with/without Data mode code

The timer is automatically reset when the core receives a valid Synchronize without Data mode code. If the core receives a valid Synchronize with Data mode code, the Time Tag register is loaded with the associated data. If the core should be halted (STEX = 0), the timer will continue to run. The Time Tag value is captured at command word validation.

Figure 46 • Register 07 – Time Tag Register



10.3.1.1 Bits 15:0 – TT[15:0] (Time Tag)

These bits contain the value of the Time Tag counter.

10.3.2 Register 08 – Descriptor Pointer

Each 1553B RT has a reserved location in memory for storing information on how to process various subaddresses and mode codes. The memory space is referred to as the Descriptor Table. The Descriptor Pointer register (Figure 47) contains the address that points to the top of this reserved memory space.

The core uses the T/R bit, subaddress / mode code field, and mode code to select one block within the Descriptor Table needed for message processing. The value of the Descriptor Pointer Register remains static during message processing.



Figure 47 • Register 08 - Descriptor Pointer

	Register 08 – Descriptor Pointer															
1	1º/8	NA 8	3/8	² /8	\ <u>\</u> \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0/8	² /3	\$ \\$	1/8	6/8	9	× /3	3/3	V /8	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

10.3.2.1 Bits **15:0** – DP[**15:0**] (Descriptor Pointer)

These bits contain the value of the Descriptor Pointer.

10.3.3 Register 09 – 1553A/B Status Word Register

For both MIL-STD-1553A and B applications, this register (Figure 48 and Figure 49) contains the value for the status word. The host or subsystem accesses this register to control the outgoing MIL-STD-1553 status word by setting the various status bits. If the Immediate Clear function is enabled (via IMCLR, bit 15), the status bits are automatically cleared after status word transmission. The Immediate Clear function does not alter the operation of the Transmit Status word and Transmit Last Command Word mode codes.

Figure 48 • Register 09 - Status Word Register (for MIL-STD-1553A)





Figure 49 • Register 09 - Status Word Register (for MIL-STD-1553B)



10.3.3.1 Bit 15 – IMCLR (Immediate Clear Enable)

Setting this bit enables the Immediate Clear function, where the INS, BUSY, TF, SRQ, and/or SUBF bits are cleared immediately after a message is completed.

10.3.3.2 Bits 14:10

Not used.

10.3.3.3 Bit 9 – INS (Instrumentation)

Setting this bit asserts status word bit 10 (Instrumentation bit).

10.3.3.4 Bit 8 – SRQ (Service Request)

Setting this bit asserts status word bit 11 (Service Request bit).

10.3.3.5 Bits 7:4

Not used.

10.3.3.6 Bit 3 – BUSY (Busy)

Setting this bit asserts status word bit 16 (Busy bit). Setting this bit prevents memory access.

10.3.3.7 Bit 2 – SSYSF (Subsystem Flag)

Setting this bit asserts status word bit 17 (Subsystem Flag bit). This bit can also be set via the SSYSF input pin.



10.3.3.8 Bit 1

Not used.

10.3.3.9 Bit 0 – TF (Terminal Flag)

Setting this bit asserts status word bit 19 (Terminal Flag bit). The Inhibit Terminal Flag mode code prevents host or subsystem assertion.

10.3.3.10 Bit 15 – IMCLR (Immediate Clear Enable)

Setting this bit enables the Immediate Clear function, where status word bits 19:10 are cleared immediately after a status word transmission.

Note: Exercise caution when using this bit, as once set, it will remain set (Immediate Clear function enabled) until cleared.

10.3.3.11 Bits 14:10

Not used.

10.3.3.12 Bits 9:0 - SB(10:19)

Sets 1553A status word bits 10:19.

10.3.4 Register 16:31 – RT Legalization Registers

The core legalization registers are used by the RT to determine which valid, received commands are legal. A command is determined to be illegal if it is supported neither by the standard nor by additional system requirements. Table 45 lists the registers used to legalize each set of commands. It also shows the value of the registers after reset. A '1' illegalizes a command and a '0' legalizes a command.

Table 45 • Command Illegalization Registers

Register	Function	Reset Value LEGREGS = 1
16	Receive Subaddress 15 to 0	0000
17	Receive Subaddress 31 to 16	0000
18	Transmit Subaddress 15 to 0	0000
19	Transmit Subaddress 31 to 16	0000
20	Broadcast Receive Subaddress 15 to 0	0000
21	Broadcast Receive Subaddress 31 to 16	0000
22	Broadcast Transmit Subaddress 15 to 0	FFFF
23	Broadcast Transmit Subaddress 31 to 16	FFFF
24	Receive Mode Code 15 to 0	FFFF
25	Receive Mode Code 31 to 16	FFFD
26	Transmit Mode Code 15 to 0	FE01
27	Transmit Mode Code 31 to 16	FFF2
28	Broadcast Receive Mode Code 15 to 0	FFFF
29	Broadcast Receive Mode Code 31 to 16	FFFD
30	Broadcast Transmit Mode Code 15 to 0	FE05
31	Broadcast Transmit Mode Code 31 to 16	FFFF



Depending on the core parameter settings used during the design phase, the RT command legalization registers may be handled as follows:

- · Implemented in FPGA registers
- Implemented in FPGA memory blocks
- Controlled through the legalization interface using combinatorial logic

When implemented in registers, the values are initialized at reset (external to software) to the values shown in Table 45. When implemented using memory blocks, these registers are not initialized.

Each command is assigned a specific bit location. For example, the most significant bit of register 16 controls the illegalization of subaddress 15 (01111b), decrementing down to the least significant bit, which controls illegalization of subaddress 0 (00000b). Each bit setting of each register determines whether a specific command is found to be legal or illegal (0 = legal, 1 = illegal).


10.4 Bus Monitor-Specific Registers

When Core1553BRM implements bus monitor functions, there are five additional registers used for control (registers 10 through 15). These are in addition to the seven common control registers.

10.4.1 Register 11 – Monitor Command Pointer

The Monitor Command Pointer register (Figure 50) contains the starting address for the monitor blocks. This value should not be altered during monitor execution (when EX, register 1, bit 3 is HIGH)

Figure 50 • Register 11 – Monitor Command Pointer




10.4.1.1 Bits 15:0 - MCA[15:0] (Monitor Command Address)

These bits contain the value of the starting address for monitor commands.

10.4.2 Register 12 – Monitor Data Pointer

The Monitor Data Pointer register (Figure 51) contains the starting address for the monitor data. This value should not be altered during monitor execution (when EX, register 1, bit 3 is HIGH).

Figure 51 • Register 12 - Monitor Data Pointer



10.4.2.1 Bits 15:0 - MDA[15:0] (Monitor Data Address)

These bits contain the value of the starting address for monitor data.

10.4.3 Register 13 – Monitor Block Count

This register (Figure 52) is used to set the number of monitor blocks to be logged. Once execution begins, the value contained in the register will be decremented. Upon reaching 0, an interrupt is generated (MBC—register 4, bit 0). The core will restart at the initial address specified in registers 11 and 12.



Figure 52 • Register 13 - Monitor Block Count

	Register 13 – Monitor Block Count															
	SETS AN	STA ME	CYS NR	STO ME	SCY ME		S N	SO NR	ST NR	SS NR	SS NR	CA IN	C ² /ME	The Miles	ST MBCD	7
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	


10.4.3.1 Bits 15:0 - MBC[15:0] (Monitor Block Counter)

These bits contain the value for the number of monitor blocks to be logged.

10.4.4 Register 14 – Monitor Filter A

This register (Figure 53) sets which RTs (from the range 31 to 16) will be monitored, indicated by setting the appropriate bit HIGH. Initial value is 0000h.

Figure 53 • Register 14 - Monitor Filter A




10.4.4.1 Bits 15:0 – MRT[31:16] (Monitor RT)

These bits select the RTs that should be monitored by the core.

10.4.5 Register 15 – Monitor Filter B

This register (Figure 54) sets which RTs (from the range 15 to 0) will be monitored, indicated by setting the appropriate bit HIGH. Initial value is 0000h.

Figure 54 • Register 15 - Monitor Filter B



10.4.5.1 Bits 15:0 – MRT[15:0] (Monitor RT)

These bits select which RTs should be monitored by the core.

10.5 Interrupts

Core1553BRM incorporates an interrupt system to allow the host or subsystem to correctly identify the type of interrupt that has occurred and determine its cause. Interrupts are broken into two classes: hardware and message interrupts. Hardware interrupts need to be serviced as soon as they occur, whereas message interrupts are stored for later investigation.

All interrupts are stored in register 4, Pending Interrupt, depending on the settings of register 3, Interrupt Mask. The most significant four bits are classed as hardware interrupts, the lower bits as message interrupts.

When a hardware interrupt occurs, the core will set the appropriate bit in register 4 and alert the host or subsystem via INTOUTH. When alerted, the host or subsystem should service the interrupt immediately, as hardware interrupts are not stored by the core, and until the interrupt is cleared no further hardware interrupts will be signaled.

When a message interrupt occurs, the core will set the appropriate bit in register 4 and alert the host or subsystem via INTOUTM. If enabled, these interrupts are also stored in the Interrupt Log List, a 32-word ring buffer. Each interrupt is stored using two words of information:



- Interrupt Information Word (IIW) a 16-bit word with format identical to that of register 4 (with the four most significant bits masked)
- Interrupt Address Word (IAW) a 16-bit word that identifies the source of the interrupt (content varies with core configuration)

With each message interrupt, the system will store the interrupt in the Interrupt Log List based on the setting of register 5, Interrupt Pointer, with the first IIW stored at address offset 00000b, the first IAW stored at address offset 00001b, and so on until the buffer wraps while storing the 17th message interrupt (the core updates the value of the least-significant five bits of register 5 while storing each interrupt word).

IAW format depends upon how the core is configured for operation. When operating as a BC, the IAW contains the location of the command block being processed when the interrupt occurred. When the core is configured as an RT, the IAW contains the subaddress descriptor or mode code descriptor that generated the interrupt. During BM operation, the IAW contains the current command block being processed. (This behavior is identical to the SuMMIT device.)

Note: When the core is configured to operate as a combined RT/BM, the host must determine which operating mode generated the interrupt. Determination can be done by examining the IIW or by decoding the IAW address to see whether the address matches an RT descriptor block or a monitor command block.

Note: When CPU interface tries to read the register 4 (Pending Interrupt Register) and Core1553BRM also updates the same register at the same point of time. In this case, priority is given to CPU read. Hence, the user is suggested to read register 05 (Interrupt Pointer Register), which is the pointer for interrupt log and then read the IIW to check the source of the interrupt.



11 Enhanced Operation

11.1 Bus Controller GOTO Enhancements

The Call and GOTO instructions have been enhanced to support asynchronous message operation. This feature is enabled when bit 5 of the Enhanced Features register (address 32) is set. When enabled, bits 11 and 10 in the bus controller control word affect the Call and GOTO instructions as shown in Table 46.

This allows the CPU to initially create a message frame that repeats and does not execute the Call/GOTO instruction (bits 11:10 = '11'). While the frame is active, the CPU can then set the bits to '10'. The next time the core executes the instruction, it will perform the Call/GOTO instruction and, on completion, modify the two bits to '11' again, preventing the Call/GOTO from being repeated.

Table 46 • Effect of Bits 11 and 10 on Call and GOTO Instructions

Bit	Name	Function
11	ENABLE_ASYNC	O: The instruction will be executed as normal. 1: The instruction is only executed when bit 10 is set to 0.
10	DONE_ASYNC	0: Asynchronous message not yet done 1: Asynchronous message done

11.2 Remote Terminal Ping Pong Operation

In addition to setting bit 2 in the RT control word (refer to Control Word, page 39) to indicate which buffer will be used next, Core1553BRM also sets bit 3 to indicate the last buffer used.

- Bit 2: A/B Indicates the next buffer that is about to be used
- Bit 3: LA/B Indicates the last buffer that was used

When ping pong is on, the A/B and LA/B bits are normally the inverse of each other. Should ping pong be disabled when a message is received, the core will not ping pong, and the two bits will be the same, indicating that the next received message was placed in the same buffer. This can occur if a second message is received while the host has disabled ping pong to service the previous message. The additional LA/B bit allows this case to be detected.

Table 47 gives the significance of these two bits as regards the buffers.

Table 47 • Significance of Bits 2 and 3 of RT Descriptor Word

LA/B	A/B	State of Buffers
0	0	Last data was placed in Buffer A; next data will go in A.
0	1	Last data was placed in Buffer A; next data will go in B.
1	0	Last data was placed in Buffer B; next data will go in A.
1	1	Last data was placed in Buffer B; next data will go in B.



11.3 Memory Access Sequence

The protocol controller state machine within Core1553BRM accesses memory depending on its operational mode and 1553 activity. The actual sequence of operations is very complex. Figure 55 and Figure 56, page 79 show the sequence of operations for a two-word RT–BC transfer followed by a two-word BC–RT transfer, for the three possible core operating modes.

Figure 55 • Memory Access Sequence

1553B Activity	Bus Controller Memory Activity	Remote Terminal Memory Activity	Monitor Terminal Memory Activity
	Read OpCode Read CW		
CW	Read DPTR		
sw		Read DPTR0 Read DPTR1 Read DPTR2 Read DPTR3 Read Data 1	Write DPTR
	Write SW	Read Data 2	Write SW
DW 1			
	Write Data 1		Write Data 1
DW 2			
	Write Data 2	Write MINFO	Write Data 2



Figure 56 • Memory Access Sequence (continued)

1553B Activity	Bus Controller Memory Activity	Remote Terminal Memory Activity	Monitor Terminal Memory Activity
	Write OpCode Status Write IIW Write IAW Read OpCode Read CW	Write Time Tag* Write MIW Write DPTR Write IIW Write IAW	Write Message Information Write Command Word Write Time Tag Write IIW Write IAW
CW	Read DPTR Read Data 1		
DW 1	Read Data 2	Read DPTR0 Read DPTR1 Read DPTR2 Read DPTR3	Write DPTR
DW 2		Write Data 1	Write Data 1
		Write Data 2	Write Data 2
sw			
	Write SW Write OpCode Status Write IIW Write IAW Read OpCode	Write MINFO Write Time Tag Write MIW Write DPTR Write IIW Write IAW	Write SW Write Message Information Write Command Word Write Time Tag Write IIW Write IAW

Note: *The Time Tag for both RT and MT mode is written at the end of message processing. The Time Tag written is the value of the Time Tag at the end of the 1553B command word, not the value when it is actually written.



12 Testbench Operation and Modification

12.1 Testbenches Provided

Three testbenches are provided with Core1553BRM:


- Verification A complex testbench that verifies core operation. This testbench exercises all the features of the core. Microsemi recommends that this testbench not be modified. The full 1553 verification environment is provided in VHDL only. Users can use the VHDL verification environment to verify the Verilog core, but must have simultaneous Verilog and VHDL licenses for OEM ModelSim or must use the production version of ModelSim (not the OEM version shipped with Libero IDE/SoC) to perform mixed language simulation with an appropriate license from Siemens.
- VHDL User A simple-to-use testbench written in VHDL and intended for customer modification
- Verilog User A simple-to-use testbench written in Verilog and intended for customer modification

ModelSim simulations contain a basic command word/data word template implemented with ModelSim cursors, to assist in reading waveforms.

12.2 Verification Testbench

Microsemi has developed a 1553 verification testbench that you can use to verify the core performance per the 1553 specification. The testbench is coded in VHDL and includes several Core1553BRM cores connected to a 1553 bus and backend interfaces. A procedural testbench controls the various blocks and implements the tests (Figure 57). The source code is not made available with Obfuscated core licenses.

Figure 57 • Verification Testbench



The testbench contains the following blocks:

- BRM 3 Core1553BRM devices, allowing one to be used as a bus controller, one as a remote terminal, and the other as a monitor
- TRANSCEIVER Models the 1553B transceivers
- · CPU Models the CPU interface to the core
- BACKEND Provides the backend memory connected to the bus controller. This can operate in both asynchronous and synchronous modes, with programmable access times
- RT ARRAY 2 test RTs (16 and 17). These RTs have the ability to create error conditions
- BUS MONITOR A bus monitor that monitors 1553 activity and detects error conditions
- INTERPRETER Processes user input or command files and runs the simulations

Example Script



The Core1553BRM verification testbench uses a command interpreter to apply high-level stimuli to the BRM core. This allows the user to directly set the BRM memory and registers.

When started, the simulation will initialize and wait for user input. A simple command file is as follows:

```
UNIT 0 ! Access BRM unit 0
REG 0 #0416 ! ETCE BCAST int log enabled, PPONG
REG 1 #0000 ! BC mode
REG 3 #FFFF ! Enable all interrupts
REG 5 #F000 ! Set interrupt log at F000
INTINIT #F000 ! Point testbench interrupt handler to log
MEM #0000 #4200 1.0.1.4
                          0.0.0.0 #0100 0 0 0 0 ! BC to RT
MEM #0008 #4200 1.1.1.3
                          0.0.0.0 #0200 0 0 0 0 ! RT to BC
MEM #0010 #0000 0 0 0 0 0 0 ! EOL
# Data Tables
FILLMEM #0100 #1000 32 1
FILLMEM #0200 #0000 32 0
# Now start the Bus Controller
START #0000 ! Start the BRM at address 0000
INTWAIT 1
INTCMP 1 #0020 #0010 ! Vector pointer, expected IIW=0020 IAW=0010
STATS ! Display bus statistics
```

This command file sets up a message list that processes two messages, a BC-to-RT message and an RT-to-BC message. Having programmed the memory, the BRM is started by writing to the control register. The testbench then waits for the interrupt to be generated by the EOL instruction and verifies the interrupt IAW and IIW values.

12.3 Supported Commands

The command interrupter supports the commands below. More detailed information can be found by using the HELP command when the simulation is running.

: Comment; will be echoed to the simulation log

#* : Comment; will NOT be echoed to the log

: Repeat the last command

BC SUM PARA : Set up core controls

CLRCNT : Clear the bus word counters
CMPCNT BUSA BUSB : Check the bus word counters



: Comment; will be echoed to the simulation log

COVERAGE : Check code coverage across design
CPULOG 0|1 : Enable or disable the CPU log file

DEMO : Run demo.txt
DISPLAY ADDR [N] : Display memory

DISPRT RT ADDR [N] : Display test RT memory

DO filename : Run commands from file

DOALL : Run the complete verification simulation

DOLOG filename : Run commands from file and create CPU log file

ECHO [0|1] : Turn command echo on or off

FILLCMP ADDR DATA [N] [INC] : Verify memory
FILLMEM ADDR DATA [N] [INC] : Fill core memory

FSM : Verifies FSMs in backend, encoder and protocol controller

HELP : Display help information

INITRT MODE : Initialize memory for RT operations

INTCLR IMH : Clear any pending interrupts

INTCMP IMH [#ADDR] [#REAS] : Check interrupt value
INTINIT #ADDR : Initialize interrupt handler

INTWAIT IMH [MIN TIME MAX TIME] : Wait for interrupt us

JMPBE N LABEL : If BETIMING=N Ignore Commands until LABEL matches

JUMP LABEL : Ignore commands until LABEL matches

LABEL LABEL : Label for JUMP instruction

LOOP PARA FM TO INC : Calls following CALL multiple time

MEM ADDR DATA [DATA] : Set memory

MEMBYTE UL ADDR DATA : Do a memory byte write UL = 10/01

MEMCMP ADDR DATA [MASK] : Verify memory
MEMTEST ADDR SIZE LOOP [FAIL] : Memory test

MONITORS CPU [BUS] [BRMn BRM] :

[RT]

: Turn monitors on/off

PARAMS [1 2 3 4 5 6 7] : Set the \$parameters for future use

PAUSE : Pause simulation

POLLMEM ADDR DATA [MASK] : Poll memory until data value

QUIT : Quit

REG [ADDR DATA] : Display or set registers
REGBIT ADDR BIT VALUE : Set or clear register bit

REGBYTE UL ADDR DATA : Do a register byte write UL = 10/01

REGCMP ADDR DATA [MASK] : Compare register
RESET : Reset the core
RT RTn SUM PARA : Set up the test RT



: Comment; will be echoed to the simulation log

RUNBC UNIT ADDR [WAIT] : Start a bus controller at address

SETBRM CMD PARA : Used to control testbench - see additional help

START [ADDR] : Start the core, set the block pointer

STARTU [UNIT] : Start the core

STATS : Display simulation statistics

STOPU [UNIT] : Stop the core
UNIT [N] : Set unit number

VERSION : Display version information

WAIT [X] : Run simulation for X us, default 20 us

Data for the commands can be entered in several forms:

1234 : Decimal

#1234 : Hexadecimal

A123 : Automatically switches to hexadecimal

1.0.23.12 : 1553B Command Word, RT = 1, TX = 0, SA = 23, WC = 12

#1F.#1.#1F.#01 : 1553B Command Word with hexadecimal values

\$[1 2 3 4 5 6 7] : Use one of the values set with the PARAMS command

The HELP command provides additional information on the command operations are listed as follows:

Command aliases

INCLUDE, CALL = DO

RT Test Commands

- 0: Disable all overrides
- 1: Override the SW value
- 2: Not Used
- 3: Override the VW value
- 4: Enable/Disable Buses
- 5: Override RT word count to N
- 6: Set Word Number for Error Injection
- 7: Set Error Type B2:PAR B1:MAN B0: SYNCINV
- 8: Stop Error after N Messages
- 9: Set the RESP time after DEC_ACTIVE to Num Clocks
- 10: Ignore Command Word
- 11: Initialize RT memory XXSA XX:MSB SA: Sub address

SETBRM Commands

- 0: Disable all overrides
- 1: Set the Interrupt Mode 0:Pulse 1:Level



- 2: Set the Backend Grant Time
- 3: Set the Wait Time
- 4: Set the Backend Address to insert the WAIT
- 5: Set the Core Clock Freq 0:12 1:16 2:20 3:24
- 6: Set the Core Memory mode 0: Synchronous 1: Asynchronous
- 7: Set the Core CPUMEMEN input
- 8: Set the TCLK Frequency to MHz 0:Counts syncs
- 10: Set the transceiver to invert TXDATA and RXDATA after N ns
- 11: Set the transceiver to invert TXDATA for N ns
- 12: Set the RTPAR and RTADDR inputs
- 13: Set the LOCK input
- 14: Set the transceiver to invert just TXDATA after N ns
- 15: Clear the BEND status latch
- 16: Set the AB/SYSFn/MSELIN Core input
- 17: Set the Transceiver delay 0 to 499 ns in 1ns steps
- 18: Transmits a CW using the fast bus controller
- 19: Set the Transceiver delay 0 to 3000 ns in 100 ns steps
- 20: Turns the Transceiver off
- # SETBRM 15 will clear
- 0: RT Address Error
- 1: MSGSTART occurred
- 2: CMDSYNC occurred
- 3: SYNCNOW occurred
- 4: BUSRESET occurred
- 5: BUSY
- 9:8 OPMODE
- # Interrupt Control (INTWAIT, INTCMP, INTCLR)
- IMH 0:None 1:MSGLOG 2:MSGREG 3:HWREG
- # RT Initialization Mode (INITRT)
- 0: Simple 1: PingPong 2: Index 3: Circular 1 4: Circular 2
- # Looping Commands
- LOOP 1 4 8 2
- PARAMS 12 13 14 15
- CALL test.txt
- # This will call test.txt three times with parameter 1 having values 4 6 8
- # that is, LOOP says modify parameter 1 starting at 4 incrementing by 2 until 8 is reached



12.4 Command Files

Microsemi supplies a set of command files¹ that are used to verify the core (Table 48). These command files provide 100% code coverage for the Core1553BRM RTL source code. A detailed list of the tests each of these command files performs is provided in Verification Tests Carried Out, page 96.

Table 48 • Command Files

File	Function
doall	Runs all of the command files below
demo	Simple demo of 1553 operation
bcbasic	BC basic message transfers
bcopcodes	BC operation codes and flags
bcopcodes2	BC extended operation codes and flags
bcrterrors	BC operation with RTs inserting errors
bcretries	BC retry operation
bcregs	BC register operation
bctimers	BC timers
rtindex	RT operation in indexed mode
rtppong	RT operation in ping pong mode
rtcirc1	RT operation in circular buffer mode 1
rtcirc2	RT operation in circular buffer mode 2
rtmcodes	RT mode codes
rtmcodesbc	RT broadcast mode codes
rterrors	RT error conditions
rtstatus	RT status word settings
rtmisc	Miscellaneous RT tests
rtlegal	RT legalization logic
rtstatus	RT status bits
mtbasic	MT operation
mttests	MT operation
mtandrt	Combined RT and MT operation
mterrors	MT error conditions
mtrtrt	MT RT-to-RT messages
bc1553ab	1553A and 1553B operational differences
memory	Memory interface and timeouts
misc	Miscellaneous tests

Alternatively, command files can be created by the user and invoked using the include command.

Note: Verification test bench fails in LEGREGS = 0 configuration. It is because the legalization or illegalization is in the external legality checker(cwlegality.vhd). The logic has to be modified to legalize or illegalize the

^{1.} The command files are scrambled in the Evaluation release of the core. They are provided as plain text with the Obfuscated and RTL versions of the core.



mode codes and sub-addresses for the test cases using legalization. For other modes of legalization registers, that is, LEGREGS = 1, 2, cwlegality.vhd, or the test cases have to be re-modified.

12.5 VHDL User Testbench

Microsemi provides an example testbench that you can use as the starting point for design verification of the core in your design. A block diagram of the testbench is shown in Figure 58; the blocks are described in Table 49.

Figure 58 • User VHDL Testbench




Table 49 • User VHDL Functional Blocks

Block	Description
Core1553BRM	Three Core1553BRM cores are instantiated in the testbench. This allows one of the cores to be configured as the bus controller, and the other two as combined monitors and remote terminals. This allows all three functions to be demonstrated and RT-to-RT messages to be carried out.
QBUSTRANSCEIVER	This block implements a single-channel 1553 transceiver. It connects directly to the transceiver interface on Core1553BRM and the 1553 bus.
QBUSMON	This block monitors the 1553 bus and displays the bus traffic. It connects directly to the 1553 buses.
SSRAM	This block is synchronous memory that can be connected directly to the Core1553BRM backend interface. It implements a 64k×16 memory.

The main process in the testbench writes to the Core1553BRM CPU interface and can program the Core1553BRM registers as well as the memory. To simplify the testbench, the following procedure calls are provided:

```
procedure cpu_write_reg(address: integer; data: integer);
procedure cpu_write_mem(address, data: integer);
procedure cpu_read_reg(address: integer; data: out integer);
procedure cpu_read_mem(address: integer; data: out integer);
procedure
cpu write mblk(address, data0, data1, data2, data3, data4, data5, data6, data7:
```



integer);

The first four procedures provide simple read and write functions to Core1553BRM registers or the memory. The fifth procedure allows MSGBLK to be programmed with a single call. The eight data values set the MSGBLK parameters (MSGTYPE, CW1, CW2, DATAPTR, SW1, SW2, BRANCH, TIMER).

Study of the ${\tt Usertbench.vhd}$ file provided in the source directory is recommended to fully understand how this testbench operates.

12.6 Verilog User Testbench

Microsemi provides an example testbench that you can use as the starting point for design verification of the core in your design. A block diagram of the testbench is shown in Figure 59; the blocks are described in Table 50.

Figure 59 • User Verilog Testbench




Table 50 • User Verilog Functional Blocks

Block	Description
Core1553BRM	Three Core1553BRM cores are instantiated in the testbench. This allows one core to be configured as the bus controller and the other two to be configured as combined monitors and remote terminals. This allows all three functions to be demonstrated, and RT-to-RT messages can be carried out.
QBUSTRANSCEIVER	This block implements a 1553 transceiver. It connects directly to the transceiver interface on Core1553BRM and the 1553B bus.
QBUSMON	This block monitors the 1553 bus and displays the bus traffic. It connects directly to the 1553 buses.
SSRAM	This block is a synchronous memory that can be connected directly to the Core1553BRM backend interface. It provides a 64k×16 memory.

The main process in the testbench writes to the Core1553BRM CPU interface and can program the Core1553BRM registers as well as the memory. To simplify the testbench, the following tasks are provided:

```
task cpu_write_reg;
input [15:0] address;
input [15:0] data;
```



```
task cpu_write_mem;
input [15:0] address;
input [15:0] data;
task cpu read reg;
input [15:0] address;
output [15:0] data;
task cpu_read_mem;
input [15:0] address;
output [15:0] data;
task cpu_write_mblk;
input [15:0] address;
input [15:0] data0;
input [15:0] data1;
input [15:0] data2;
input [15:0] data3;
input [15:0] data4;
input [15:0] data5;
input [15:0] data6;
input [15:0] data7;
```

The first four tasks above provide simple read and write functions to Core1553BRM registers or the memory. The fifth procedure allows MSGBLK to be programmed with a single call; the eight data values set the MSGBLK parameters (MSGTYPE, CW1, CW2, DATAPTR, SW1, SW2, BRANCH, TIMER).

Study of the ${\tt usertbench.v}$ file provided in the source directory is recommended to fully understand how this testbench operates.



13 Implementation Hints

13.1 Clock and Reset Networks

The core requires that a clock buffer be inserted to drive the CLK input. This should be done automatically by the synthesis tool.

The core gates the external RSTINn input to generate the internal interrupt. The core instantiates a global buffer internally to drive this reset network. It is not required to use a global network buffer to bring in the RSTINn signal.

13.2 RT Legalization Registers

The core requires sixteen 16-bit registers to implement the RT legalization registers. These registers can be implemented using logic resources or memory within the FPGA, or via external hardware using a direct decode of the 1553 command words, removing the need for the logic resources and memory. The implementation is controlled by the LEGREGS parameter in the source code (Table 51 and Table 52).

Table 51 • LEGREGS Parameter

LEGREGS	Description
0	The legalization registers are not implemented. The user must use the external RT legalization interface.
1	The legalization logic is implemented in the registers within the FPGA.
2	The legalization logic is implemented in the memory blocks.

Table 52 • RT Legalization Registers Implementations

	Advantages	Disadvantages
External Hardware (0)	Requires minimal logic resources. Does not require initialization. Can implement legalization down to the word count level, example, a subaddress can be set to accept only 12-word messages.	Not software compatible with legacy devices. Cannot be modified in-system. Subaddress legality needs to be defined in hardware, not software.
Registers (1)	Registers are auto-initialized so that only the supported mode codes are legalized. Legacy devices auto-initialize, so this implementation allows for legacy compatibility. Registers can be read when the RT is operational.	Uses a large amount of logic resources to implement this function, up to 512 logic cells.
Memory (2)	Reduces required logic resources.	Registers are NOT auto-initialized. The CPU must initialize these registers before the core is started. Registers cannot be read when the RT is operational.

Microsemi recommends that Registers (1) be used to implement the legalization registers if logic resources are available, as this provides full software compatibility with legacy devices. Otherwise, memory blocks should be used to implement this function.




13.3 Shared versus Own Memory

Core1553BRM requires connection to a memory block to function. Core1553BRM allows the memory to be connected to the core in two modes—shared memory and own memory.

13.3.1 Shared Memory

In this mode (Figure 60), the core shares the CPU memory. This is compatible with the SuMMIT device. Core1553BRM will assert its MEMREQ output and, when granted by the bus arbiter, assume control of the memory and complete its memory access cycle.

Figure 60 · Core1553BRM with Shared Memory



Shared memory implementations can reduce overall cost, as no special memory block needs to be implemented for Core1553BRM, but the core requires direct access to the CPU memory bus, and bus arbitration logic is required.


In shared memory systems, the CPUMEMEN input should be tied LOW.



13.3.2 Own Memory

In this mode (Figure 61), the core has its own memory block. The CPU accesses the memory though the CPU interface of the core. The core provides the arbitration function, allowing both the 1553 logic and the CPU interface to access the memory block.

Figure 61 · Core1553BRM with Its Own Memory



This implementation is recommended for FPGA devices that have on-chip RAM, where the core backend interface can be directly connected to the FPGA synchronous memory block.

When Core1553BRM has its own memory, the CPUMEMEN input should be tied HIGH.

13.4 Transceivers

Core1553BRM needs a 1553B transceiver to drive the 1553B bus. It is designed to interface directly to common MIL-STD-1553 transceivers, such as Aeroflex ACT4453. When using ProASIC3-based families, ProASICPLUS, or Axcelerator devices, level translators are required to connect the 5 V outputs of the 1553B transceivers to the 3.3 V inputs of the FPGA.

In addition to the transceiver, a pulse transformer is required for interfacing to the 1553B bus. Figure 60, page 90 and Figure 61, page 91 show the connections required from Core1553BRM to the transceivers and then to the bus via the pulse transformers. Here, the 1553 interface signal bus is connected to the transceiver, which, in turn, is connected to the pulse transformer.



14 Legacy Mode Operation

14.1 Core Operation

Core1553BRM is designed to be software-compatible with existing 1553B solutions.

It supports the following features:

- Interrupt logs
- · Programmable message timeouts
- Circular buffer operation

It does not support the following features:

- · Buffer mode operation
- · Built-in test functions, although the BIT register and the transmit BIT mode code are supported
- · Auto-initialization of internal registers and memory

14.2 Legacy Mode

Core1553BRM is software-compatible with the UTMC 69151 (SuMMIT) device. The hardware interface of the core is designed to simplify integration within an FPGA device and provides separate control (CPU) and memory buses. Using separate busses can simplify integration within the FPGA, especially when FPGA memory is used.

A VHDL wrapper file provided when the user testbench is exported from SmartDesign, summit.vhd, creates a top-level design with a single CPU/memory data bus and renames the interface signals to match the SuMMIT device (Figure 62, page 93). This wrapper layer includes a small amount of control logic to multiplex the CPU and memory busses. The wrapper does not use bidirectional address and data busses; instead, separate inputs, outputs, and enables are provided. This allows internal FPGA memory to be used if required. When bidirectional ports are used, they must be directly connected to FPGA I/O pins and can easily be added by the user if required (comments in the wrapper file provide instructions on how to use bidirectional ports).



Figure 62 • Legacy Mode Wrapper




Table 53 gives the mapping between the legacy mode wrapper file and the Core1553BRM signals. Throughout this document, the legacy signal names are used to assist designers who are familiar with the legacy device.

As stated earlier, Core1553BRM is designed to be software-compatible with the actual behavior of SuMMIT 1553 devices. Table 54, page 95 details known differences, either with the SuMMIT datasheet or the SuMMIT device.

Table 53 • Legacy Mode Wrapper Signal Assignment

Core1553BRM Signal Assignment
CLK
TCLK
RSTINn
RSTOUTn
BUSAINEN
BUSAINP
BUSAINN
BUSBINEN
BUSBINP
BUSBINN
BUSAOUTIN
BUSAOUTP
BUSAOUTN
BUSBOUTIN



Table 53 • Legacy Mode Wrapper Signal Assignment (continued)

Legacy Signal Name	Core1553BRM Signal Assignment
BUSBOUTP	BUSBOUTP
BUSBOUTN	BUSBOUTN
ADDRIN	CPUADDR
ADDROU	ADDROUT
ADDREN	ADDREN
DATAIN	MEMDIN MUXed with CPUDIN
DATAOUT	DATAOUT
DATAEN	MEMDEN or CPUDEN
CSn	CPUWRn <= not (not CSn and not RDWRn)
RDWRn	CPUWn <= not (not CSn and not RDWRn)
DMARn	MEMREQn
DMAGn	MEMGNTn
DMACKn	MEMACCn
DTACKn	MEMWAITn
RRDn	MEMRDn
RWRn	MEMWRn[0]
RCSn	MEMCSn
ROMENn	1
YFINTn	not INTOUTH
MSGINTn	not INTOUTM
AUTOENn	Not used
LOCKn	LOCKn
ABSTD	ABSTDIN
MSEL	MSELIN
RTA	RTADDRIN
RTPTY	RTADDRPIN
RTADDERR	RTADERR
TERACTn	not BUSY
READYn	READYn
SSYFn	SSYSFn



Table 54 • Core1553BRM Behavior vs. SuMMIT Operation

Symptom	Core1553BRM Behavior
RT legalization initialization	Core1553BRM initializes the RT legalization registers only when the LEGREGS parameter is set to 0.
RT information words	Core1553BRM sets bit 5 in the transmit and receive information words when a broadcast message is transmitted or received.
Reset RT mode code	When a Reset RT mode code is received, Core1553BRM will do the following: Reset the 1553B decoder Reset the Time Tag register (register 7) Enable both channels, overriding the Transmitter Shutdown mode code Enable the Terminal Flag bit, overriding the Inhibit Terminal Flag mode code The core will continue to operate in RT mode, that is, the STEX bit will stay active.
Monitor operation	When programmed to capture N messages, Core1553BRM will capture N messages and then generate the Monitor Block Count interrupt. At this point, the monitor descriptor pointer is NOT reset. The following message will be captured to the next descriptor address. After this message has been captured, the monitor descriptor pointer is reset to the initial value. For example, if Core1553BRM is programmed to capture four messages with the initial monitor descriptor set to 2000 hex, the core will do the following: Capture message 1 to 2000 hex Capture message 2 to 2008 hex Capture message 3 to 2010 hex Capture message 4 to 2018 hex Generate an interrupt Capture message 5 to 2020 hex Reset the monitor descriptor pointer Capture message 6 to 2000 hex Capture message 7 to 2008 hex Capture message 7 to 2008 hex Capture message 7 to 2010 hex Capture message 8 to 2010 hex Capture message 9 to 2010 hex Capture message
BIT operations	Core1553BRM has automatic health monitoring but does not include the control register BIT function. It will set the BIT word (register 6) bits as follows: 15: DMAF – Set when a memory access fails 14: WRAPF – Set when a 1553B loop back failure is detected 13: TAPF – Set when a terminal address parity error occurs 12: BITF – Core1553BRM does not set this bit. 11: CHAF – Set when a transmitter time-out occurs on Bus A 10: CHBF – Set when a transmitter time-out occurs on Bus B 9:0: UDB – Core1553BRM does not set these bits. All of the bits (including 12 and 9:0) can be set and cleared by the CPU writing to the BIT register. Bits 9:0 of the BIT register at reset indicate the version of the core. The settings are provided in the core release notes or datasheet.
Buffer mode	Core1553BRM does not support buffer mode (control register bit 6). The core writes/reads data as required directly to/from memory.
Auto-initialization	Core1553BRM does not support auto-initialization. It is assumed that the local CPU will initialize the core.



15 Verification Tests Carried Out

The provided command files perform the tests, and the doall script invokes all the tests listed in Table 55.

Table 55 • Files and Tests Performed

File	Tests Performed		
doall	Runs all of the command files		
bcsetuprts	Sets up the RTs so the BC can be tested		
bcbasic	BC basic message transfers		
bcopcodes	BC opcodes All opcodes		
bcopcodes2	BC opcodes and flags Flag operation		
bcrterrors	BC operation with RTs inserting errors Parity error in DW Manchester error in SW Manchester error in DW Inverted SYNC on SW Inverted SYNC on DW Word counts none, +1, -1, 33 Mode code, extra data Mode code, no data No response SW incorrect RT field RTRT no response TX RT RTRT no response RX RT RTRT SWs wrong Message error settings Message error settings RTRT Transmitter loopback tests		
bcretries	BC retry operations		
bcregs	BC register operation Read/write of control register STOP and RESET instructions Broadcast enable Interrupts		
rtindex	RT operation in indexed mode		
rtppong	RT operation in ping pong mode		
rtcirc1	RT operation in circular buffer mode 1		
rtcirc2	RT operation in circular buffer mode 2		
rtstatus	RT status word settings in MIL1553A and MIL1553B mode		
rtmode	RT mode codes		
rtmodebc	RT broadcast mode codes		
rtlegal	RT legalization logic		
mtbasic	MT operation		



Table 55 • Files and Tests Performed (continued)

File	Tests Performed
mtandrt	Combined RT and MT operation
mterrors	MT error conditions
mtrbrt	RT-to-RT monitor operations Normal and error condition
bc1553ab	1553A and 1553B operational differences
memory	Memory interface and timeouts
misc	Word count errors Transmit timer overrun RT address error logic Enhanced modes



16 SuMMIT Differences

Table 56 lists the known differences between Core1553BRM and the Aeroflex SuMMIT device.

Table 56 • Core1553BRM Behavior vs. SuMMIT Operation

Symptom	Core1553BRM Behavior		
RT legalization initialization	Core1553BRM initializes the RT legalization registers as configured by the LEGREGS parameter.		
RT information words	Core1553BRM sets bit 5 in the transmit and receive information words when a broadcast message is transmitted or received.		
Reset RT mode code	When a Reset RT mode code is received, Core1553BRM will do the following: Reset the 1553B decoder Reset the Time Tag register (register 7) Enable both channels, overriding the Transmitter Shutdown mode code Enable the Terminal Flag bit, overriding the Inhibit Terminal Flag mode code The core will continue to operate in RT mode, that is, the STEX bit will stay active.		
Monitor operation	When programmed to capture N messages, Core1553BRM will capture N messages and then generate the Monitor Block Count interrupt. At this point, the monitor descriptor pointer is NOT reset. The following message will be captured to the next descriptor address. After this message has been captured, the monitor descriptor pointer is reset to the initial value. For example, if Core1553BRM is programmed to capture four messages with the initial monitor descriptor set to 2000 hex, then the core will: - Capture message 1 to 2000 hex - Capture message 2 to 2008 hex - Capture message 3 to 2010 hex - Capture message 4 to 2018 hex - Generate an interrupt - Capture message 5 to 2020 hex - Reset the monitor descriptor pointer - Capture message 6 to 2000 hex - Capture message 7 to 2008 hex - Capture message 7 to 2008 hex - Capture message 7 to 2008 hex		
BIT operations	example shown above, the IAW would be 2018 hex. Core1553BRM has automatic health monitoring but does not include the control register BIT function. It will set the BIT word (register 6) bits as below: 15: DMAF – Set when a memory access fails 14: WRAPF – Set when a 1553B loopback failure is detected 13: TAPF – Set when a terminal address parity error occurs 12: BITF – Core1553BRM does not set this bit 11: CHAF – Set when a transmitter timeout occurs on Bus A 10: CHAF – Set when a transmitter timeout occurs on Bus B 9:0 UDB – Core1553BRM does not set these bits All of the bits (including 12 and 9:0) can be set and cleared by the CPU writing to the BIT register. Bits 9:0 of the BIT register at reset indicate the version of the core. The settings are provided in the core release notes or datasheet.		
Buffer mode	Core1553BRM does not support buffer mode (Control register bit 6). The core writes/reads data as required directly to/from memory.		
Auto-initialization	Core1553BRM does not support auto-initialization. It is assumed that the local CPU will initialize the core.		



Table 57 • Legacy Mode Wrapper Signal Assignment

Legacy Signal Name	Core1553BRM Signal Assignment	
CLK	CLK	
TCLK	TCLK	
RSTn	RSTINn	
RSTOUTn	RSTOUTn	
BUSAINEN	BUSAINEN	
BUSAINP	BUSAINP	
BUSAINN	BUSAINN	
BUSBINEN	BUSBINEN	
BUSBINP	BUSBINP	
BUSBINN	BUSBINN	
BUSAOUTIN	BUSAOUTIN	
BUSAOUTP	BUSAOUTP	
BUSAOUTN	BUSAOUTN	
BUSBOUTIN	BUSBOUTIN	
BUSBOUTP	BUSBOUTP	
BUSBOUTN	BUSBOUTN	
ADDRIN	CPUADDR	
ADDROUT	ADDROUT	
ADDREN	ADDREN	
DATAIN	MEMDIN MUXed with CPUDIN	
DATAOUT	DATAOUT	
DATAEN	MEMDEN or CPUDEN	
CSn	CPUWRn <= not (not CSn and not RDWRn)	
RDWRn	CPUWn <= not (not CSn and not RDWRn)	
DMARn	MEMREQn	
DMAGn	MEMGNTn	
DMACKn	MEMACCn	
DTACKn	MEMWAITn	
RRDn	MEMRDn	
RWRn	MEMWRn[0]	
RCSn	MEMCSn	
ROMENn	1	
YFINTn	not INTOUTH	
MSGINTn	not INTOUTM	
AUTOENn	Not used	
LOCKn	LOCKn	
ABSTD	ABSTDIN	



Table 57 • Legacy Mode Wrapper Signal Assignment (continued)

Legacy Signal Name	Core1553BRM Signal Assignment
MSEL	MSELIN
RTA	RTADDRIN
RTPTY	RTADDRPIN
RTADDERR	RTADERR
TERACTn	not BUSY
READYn	READYn
SSYFn	SSYSFn



17 ACKVAL and WAITVAL Setting

Table 58 to Table 65, page 107 give the possible ACKVAL and WAITVAL settings for different clock speeds and the CPUMEM input setting.

For instance, if the system is operating at 24 MHz with CPUMEM = 0 (Table 61, page 104) and it is known that the maximum number of inserted wait states will be four, then by setting ACKVAL = 167 and WAITVAL = 4, the allowed MEMREQn-to-MEMGNTn delay will be 6.958 µs. Alternatively, if the MEMREQn-to-MEMGNTn delay is less than 0.083 µs (e.g., MEMGNTn is tied LOW), ACKVAL can be set to 2 and WAITVAL to 34, allowing a read/write pulse width of up to 1,458 ns.

Table 58 • Backend Timing, CPUMEM = 0, CLOCK = 12 MHz

MEMREQn to MEMGNTn Maximum Delay in µs	Maximum Number of Wait States	Maximum Read/Write Pulse Width Clocks	Maximum Read/Write Pulse Width in ns	ACKVAL	WAITVAL
6.250	0	1	83.33	75	0
5.833	1	2	166.66	70	1
5.333	2	3	250.00	64	2
4.916	3	4	333.33	59	3
4.416	4	5	416.66	53	4
4.000	5	6	500.00	48	5
3.500	6	7	583.33	42	6
3.000	7	8	666.66	36	7
2.583	8	9	750.00	31	8
2.166	9	10	833.33	26	9
1.666	10	11	916.66	20	10
1.250	11	12	1000.00	15	11
0.750	12	13	1083.33	9	12
0.333	13	14	1166.66	4	13



Table 59 • Backend Timing, CPUMEM = 0, CLOCK = 16 MHz

MEMREQn to MEMGNTn Maximum Delay in µs	Maximum Number of Wait States	Maximum Read/Write Pulse Width Clocks	Maximum Read/Write Pulse Width in ns	ACKVAL	WAITVAL
7.062	0	1	62.50	113	0
6.750	1	2	125.00	108	1
6.375	2	3	187.50	102	2
6.062	3	4	250.00	97	3
5.687	4	5	312.50	91	4
5.375	5	6	375.00	86	5
5.000	6	7	437.50	80	6
4.687	7	8	500.00	75	7
4.312	8	9	562.50	69	8
4.000	9	10	625.00	64	9
3.625	10	11	687.50	58	10
3.312	11	12	750.00	53	11
2.937	12	13	812.50	47	12
2.625	13	14	875.00	42	13
2.250	14	15	937.50	36	14
1.937	15	16	1000.00	31	15
1.562	16	17	1062.50	25	16
1.250	17	18	1125.00	20	17
0.875	18	19	1187.50	14	18
0.562	19	20	1250.00	9	19
0.187	20	21	1312.50	3	20



Table 60 • Backend Timing, CPUMEM = 0, CLOCK = 20 MHz

MEMREQn to MEMGNTn Maximum Delay in µs	Maximum Number of Wait States	Maximum Read/Write Pulse Width Clocks	Maximum Read/Write Pulse Width in ns	ACKVAL	WAITVAL
7.550	0	1	50.00	151	0
7.300	1	2	100.00	146	1
7.000	2	3	150.00	140	2
6.750	3	4	200.00	135	3
6.450	4	5	250.00	129	4
6.200	5	6	300.00	124	5
5.900	6	7	350.00	118	6
5.650	7	8	400.00	113	7
5.350	8	9	450.00	107	8
5.100	9	10	500.00	102	9
4.800	10	11	550.00	96	10
4.550	11	12	600.00	91	11
4.250	12	13	650.00	85	12
4.000	13	14	700.00	80	13
3.700	14	15	750.00	74	14
3.450	15	16	800.00	69	15
3.150	16	17	850.00	63	16
2.900	17	18	900.00	58	17
2.600	18	19	950.00	52	18
2.350	19	20	1000.00	47	19
2.050	20	21	1050.00	41	20
1.800	21	22	1100.00	36	21
1.500	22	23	1150.00	30	22
1.250	23	24	1200.00	25	23
0.950	24	25	1250.00	19	24
0.700	25	26	1300.00	14	25
0.400	26	27	1350.00	8	26
0.150	27	28	1400.00	3	27



Table 61 • Backend Timing, CPUMEM = 0, CLOCK = 24 MHz

MEMREQn to MEMGNTn Maximum Delay in μs	Maximum Number of Wait States	Maximum Read/Write Pulse Width Clocks	Maximum Read/Write Pulse Width in ns	ACKVAL	WAITVAL
7.875	0	1	41.66	189	0
7.625	1	2	83.33	183	1
7.416	2	3	125.00	178	2
7.208	3	4	166.66	173	3
6.958	4	5	208.33	167	4
6.750	5	6	250.00	162	5
6.500	6	7	291.66	156	6
6.250	7	8	333.33	150	7
6.041	8	9	375.00	145	8
5.833	9	10	416.66	140	9
5.583	10	11	458.33	134	10
5.375	11	12	500.00	129	11
5.125	12	13	541.66	123	12
4.916	13	14	583.33	118	13
4.666	14	15	625.00	112	14
4.458	15	16	666.66	107	15
4.208	16	17	708.33	101	16
4.000	17	18	750.00	96	17
3.750	18	19	791.66	90	18
3.541	19	20	833.33	85	19
3.291	20	21	875.00	79	20
3.041	21	22	916.66	73	21
2.833	22	23	958.33	68	22
2.625	23	24	1000.00	63	23
2.375	24	25	1041.66	57	24
2.166	25	26	1083.33	52	25
1.916	26	27	1125.00	46	26
1.708	27	28	1166.66	41	27
1.458	28	29	1208.33	35	28
1.250	29	30	1250.00	30	29
1.000	30	31	1291.66	24	30
0.791	31	32	1333.33	19	31
0.541	32	33	1375.00	13	32
0.333	33	34	1416.66	8	33
0.083	34	35	1458.33	2	34



Table 62 • Backend Timing, CPUMEM = 1, CLOCK = 12 MHz

MEMREQn to MEMGNTn Maximum Delay in μs	Maximum Number of Wait States	Maximum Read/Write Pulse Width Clocks	Maximum Read/Write Pulse Width in ns	ACKVAL	WAITVAL
3.833	0	1	83.33	46	0
3.500	1	2	166.66	42	1
3.166	2	3	250.00	38	2
2.833	3	4	333.33	34	3
2.416	4	5	416.66	29	4
2.083	5	6	500.00	25	5
1.750	6	7	583.33	21	6
1.333	7	8	666.66	16	7
1.000	8	9	750.00	12	8
0.666	9	10	833.33	8	9
0.250	10	11	916.66	3	10

Table 63 • Backend Timing, CPUMEM = 1, CLOCK = 16 MHz

MEMREQn to MEMGNTn Maximum Delay in µs	Maximum Number of Wait States	Maximum Read/Write Pulse Width Clocks	Maximum Read/Write Pulse Width in ns	ACKVAL	WAITVAL
4.500	0	1	62.50	72	0
4.250	1	2	125.00	68	1
3.937	2	3	187.50	63	2
3.687	3	4	250.00	59	3
3.437	4	5	312.50	55	4
3.125	5	6	375.00	50	5
2.875	6	7	437.50	46	6
2.625	7	8	500.00	42	7
2.312	8	9	562.50	37	8
2.062	9	10	625.00	33	9
1.812	10	11	687.50	29	10
1.500	11	12	750.00	24	11
1.250	12	13	812.50	20	12
1.000	13	14	875.00	16	13
0.687	14	15	937.50	11	14
0.437	15	16	1000.00	7	15
0.187	16	17	1062.50	3	16



Table 64 • Backend Timing, CPUMEM = 1, CLOCK = 20 MHz

MEMREQn to MEMGNTn Maximum Delay in µs	Maximum Number of Wait States	Maximum Read/Write Pulse Width Clocks	Maximum Read/Write Pulse Width in ns	ACKVAL	WAITVAL
4.850	0	1	50.00	97	0
4.650	1	2	100.00	93	1
4.450	2	3	150.00	89	2
4.200	3	4	200.00	84	3
4.000	4	5	250.00	80	4
3.800	5	6	300.00	76	5
3.550	6	7	350.00	71	6
3.350	7	8	400.00	67	7
3.150	8	9	450.00	63	8
2.900	9	10	500.00	58	9
2.700	10	11	550.00	54	10
2.500	11	12	600.00	50	11
2.250	12	13	650.00	45	12
2.050	13	14	700.00	41	13
1.850	14	15	750.00	37	14
1.600	15	16	800.00	32	15
1.400	16	17	850.00	28	16
1.200	17	18	900.00	24	17
0.950	18	19	950.00	19	18
0.750	19	20	1000.00	15	19
0.550	20	21	1050.00	11	20
0.300	21	22	1100.00	6	21
0.100	22	23	1150.00	2	22



Table 65 • Backend Timing, CPUMEM = 1, CLOCK = 24 MHz

MEMREQn to MEMGNTn Maximum Delay in µs	Maximum Number of Wait States	Maximum Read/Write Pulse Width Clocks	Maximum Read/Write Pulse Width in ns	ACKVAL	WAITVAL
5.083	0	1	41.66	122	0
4.916	1	2	83.33	118	1
4.750	2	3	125.00	114	2
4.583	3	4	166.66	110	3
4.375	4	5	208.33	105	4
4.208	5	6	250.00	101	5
4.041	6	7	291.66	97	6
3.833	7	8	333.33	92	7
3.666	8	9	375.00	88	8
3.500	9	10	416.66	84	9
3.291	10	11	458.33	79	10
3.125	11	12	500.00	75	11
2.916	12	13	541.66	70	12
2.750	13	14	583.33	66	13
2.583	14	15	625.00	62	14
2.375	15	16	666.66	57	15
2.208	16	17	708.33	53	16
2.041	17	18	750.00	49	17
1.833	18	19	791.66	44	18
1.666	19	20	833.33	40	19
1.500	20	21	875.00	36	20
1.291	21	22	916.66	31	21
1.125	22	23	958.33	27	22
0.958	23	24	1000.00	23	23
0.750	24	25	1041.66	18	24
0.583	25	26	1083.33	14	25
0.416	26	27	1125.00	10	26
0.208	27	28	1166.66	5	27
0.041	28	29	1208.33	1	28



18 Ordering Information

18.1 Ordering Codes

Core1553BRM can be ordered through your local Microsemi sales representative. Use the following number convention when ordering: Core1553BRM-XX. XX is listed in Table 66.

Table 66 • Ordering Codes

XX	Description
ОМ	RTL for Obfuscated RTL – multiple-use license
RM	RTL for RTL source – multiple-use license