

Core1553BRT_APB v4.4 Release Notes

This document accompanies the production release of the Core1553BRT_APB IP core. It describes the features and enhancements, system requirements, supported families, implementations, known issues, and workarounds.

Key Features

- APB3 compliant host interface
- MIL-STD-1553B compliant remote terminal
- Supports 12, 16, 20, and 24 MHz operation
- Fail-safe state machines
- Base core 1553BRT function
- Support for mode code 2
- Support for mode code 19

Core Versions

The built-in test register (BIT) indicates the version of the core. The core will transmit this in response to the Transmit BIT mode code. [Table 1](#) shows how the versions are encoded.

Table 1 • Encoding of Version Number

Version	BitWord[4:0]
v4.4	14(5'b01110)

Interfaces

The Core1553BRT_APB core supports an APB3 compliant host interface.

Delivery Types

The Core1553BRT_APB core is licensed in three ways:

- Evaluation
- Obfuscated
- RTL

Evaluation

Precompiled simulation libraries are provided, allowing the core to be instantiated and simulated within the Libero[®] Integrated Design Environment (IDE) or System-on-Chip (SoC). The design may not be synthesized, as source code is not provided. No license needed for the evaluation.

Obfuscated

Complete RTL code is provided for the core, enabling the core to be instantiated with SmartDesign. Simulation, synthesis, and layout can be performed with Libero. The RTL code for the core is obfuscated and some of the testbench source files are not provided. Instead, they are precompiled into the compiled simulation library.

RTL

Complete RTL source code is provided for the core and testbenches.

Supported Families

- PolarFire® SoC
- PolarFire®
- RTG4™
- IGLOO®2
- SmartFusion®2
- IGLOO®
- IGLOOe
- IGLOO PLUS
- ProASIC®3
- ProASIC3E
- ProASIC3L
- SmartFusion®
- Fusion
- ProASIC^{PLUS}®
- Axcelerator®
- RTAX-S

Supported Tool Flows

Use Libero IDE v9.2 or SoCv11.6, use SoCv12.1 specially for RTG4, SmartFusion2, IGLOO2 and PolarFire, use SoCv12.4 or later for PolarFireSOC with this Core1553BRT_APB release.

Installation Instructions

Within Libero, click the **Add Core** button in the Catalog to locate and install a local CPZ file, or use the automatic web update feature in Libero. Once the CPZ file is installed in Libero, the core can be instantiated, configured, and generated within SmartDesign for inclusion in the Libero project.

For more information, see the [Knowledge Based article](#).

To know how to create SmartDesign project using the IP cores, refer to [Libero SoC documents page](#) and use the latest SmartDesign user guide.

Documentation

This release contains a copy of the *Core1553BRT_APB Handbook*. The handbook, describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also implementation suggestions. Refer to [Libero SoC documents page](#) for instructions on obtaining IP documentation.

For updates and additional information, visit the Intellectual Property pages on the Microsemi SoC Products Group website: visit:

<http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores>.

Supported Test Environments

Core1553BRT_APB supports the following test environments:

- VHDL user testbench
- Verilog user testbench

Precompiled Libraries

Core1553BRT_APB supports the following precompiled libraries:

- **IDE**
 - Precompiled libraries are built with ModelSim 10.2c for v4.4
- **SoC**
 - Precompiled libraries are built with ModelSim 10.7c for v4.4

Release History

Table 2 shows the release history of the core.

Table 2 • Release History

Version	Date
v4.4	September 2020
v4.3	May 2019
v4.1	December 2015
v3.3	September 2012
v3.2	June 2010

This document reflects the release and revision history for Core155BRT_APB. The associated release notes for Core1553BRT contain a full release and revision history for the base 1553B function of this core.

Resolved Issues in the v4.4 Release

There were no software action requests (SARs) resolved. PolarFireSoC support is added.

Resolved Issues in the v4.3 Release

Table 3 shows the resolved SARs in the Core1553BRT_APB v4.3 release.

Table 3 • Resolved SARs in the Core1553BRT_APB v4.3 Release

SAR	Description
103990	Adding support for SmartFusion2/IGLOO2
71040	RTG4 implementation to use ECC

Resolved Issues in the v4.1 Release

Table 4 shows the resolved SARs in the Core1553BRT_APB v4.1 release.

Table 4 • Resolved SARs in the Core1553BRT_APB v4.1 Release

SAR	Description
21778	CCZ verification: Obfuscated license not available for core
29254	BUSAOUTINH must be BUSAOUTIN
29255	Confusion about verification testbench support
32639	Update VHDL files for SmartFusion
69313	Syntax error in ram2k16_pa3l.vhd
69521	Reset required for back-end signals
69526	Different BFM versions packaged for VHDL (# Version 2.1, 10 th Oct 08) and Verilog (Version 2.1, 22 nd Dec 08)

Discontinued Features and Devices

There are no discontinued features or devices.

Known Issues and Workarounds

There are no known limitations and workarounds.



Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com

www.microsemi.com

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.

©2020 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.