

RN0019
Release Notes
Core1553BRM v4.3



a  **MICROCHIP** company



a  MICROCHIP company

Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com

www.microsemi.com

©2021 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 5.0

The following is a summary of changes made in revision 5.0 of this document.

- Added PolarFire SoC support.
- Updated [Table 2](#), page 9.

1.2 Revision 4.0

Added in Interrupt section, chapter 8.

1.3 Revision 3.0

Added RTG4 Support.

1.4 Revision 2.0

Utilization metrics added for SmartFusion2/IGLOO2.

1.5 Revision 1.0

The following is a summary of changes made in revision 1.0 of this document.

- The “CoreConsole” section was replaced with the “[SmartDesign](#)” section. All occurrences of “CoreConsole” in the handbook were replaced with [SmartDesign. Figure 2-1 • Core1553BRM Configuration within SmartDesign](#) replaced the similar figure for CoreConsole.
- The “[Simulation Flows](#)” section was revised to state that in the full 1553 verification environment (VHDL only), the user can use a VHDL verification environment to verify the Verilog core.
- The description for RSTOUTn was revised in [Table 3-5 • Control and Status Signals](#).
- The description for CPUMEM was revised in [Table 3-6 • CPU Interface Signals](#) to change the register number from CPUADDR[2:0] to CPUADDR[5:0].
- The “[Bit 14 – SBIT \(Start BIT\)](#)” section was revised to state that the SBIT (Start BIT) must be Low to initiate core operation.
- The buffer operation was revised for 01 and 10 in [Table 8-2 • Buffer Modes](#).
- The “[Testbenches Provided](#)” section was revised to explain licensing requirements when using the VHDL verification environment to verify the Verilog core.

Contents

1	Revision History	3
1.1	Revision 5.0	3
1.2	Revision 4.0	3
1.3	Revision 3.0	3
1.4	Revision 2.0	3
1.5	Revision 1.0	3
2	Core1553BRM v4.3	6
2.1	Features	6
2.2	Interfaces	6
2.3	Supported Tool Flows	6
2.4	Precompiled Libraries	6
2.5	Delivery Types	6
2.5.1	Evaluation	6
2.5.2	Obfuscated	6
2.5.3	RTL	6
2.6	Supported Families	7
2.7	Installation Instructions	7
2.8	Documentation	7
2.9	Supported Test Environments	8
2.10	Discontinued Features and Devices	8
2.11	New Features and Devices	8
2.12	Core Versions	8
2.13	Resolved Issues in the v4.3 Release	9
2.14	Resolved Issues in the v4.2 Release	9
2.15	Resolved Issues in the v4.1 Release	10
2.16	Resolved Issues in the v4.0 Release	10
2.17	Resolved Issues in the v3.2 Release	10
2.18	Resolved Issues in the v3.1 Release	11
2.19	Resolved Issues in the v3.0 Release	12
2.20	Resolved Issues in the v2.17 Release	12
2.21	Resolved Issues in the v2.16 Release	12
2.22	Resolved Issues in the v2.15 Release	12
2.23	Resolved Issues in the v2.14 Release	13
2.24	Resolved Issues in the v2.13 Release	13
2.25	Resolved Issues in the v2.12 Release	13
2.26	Resolved Issues in the v2.11 Release	14
2.27	Resolved Issues in the v2.1 Release	14
2.28	Resolved Issues in the v2.0 Release	14
2.29	Known Issues and Workarounds	14

Tables

Table 1	Encoding of Core Versions	8
Table 2	Resolved Issues in the Core1553BRM v4.3 Release	9
Table 3	Resolved Issues in the Core1553BRM v4.2 Release	9
Table 4	Resolved Issues in the Core1553BRM v4.1 Release	10
Table 5	Resolved Issues in the Core1553BRM v4.0 Release	10
Table 6	Resolved Issues in the Core1553BRM v3.2 Release	10
Table 7	Resolved Issues in the Core1553BRM v3.1 Release	11
Table 8	Resolved Issues in the Core1553BRM v3.0 Release	12
Table 9	Resolved Issues in the Core1553BRM v2.17 Release	12
Table 10	Resolved Issues in the Core1553BRM v2.16 Release	12
Table 11	Resolved Issues in the Core1553BRM v2.15 Release	12
Table 12	Resolved Issues in the Core1553BRM v2.14 Release	13
Table 13	Resolved Issues in the Core1553BRM v2.13 Release	13
Table 14	Resolved Issues in the Core1553BRM v2.12 Release	13
Table 15	Resolved Issues in the Core1553BRM v2.11 Release	14
Table 16	Resolved Issues in the Core1553BRM v2.1 Release	14
Table 17	Resolved Issues in the Core1553BRM v2.0 Release	14
Table 18	Known Issues and Associated SARs	14

2 Core1553BRM v4.3

These release notes accompany the production release for Core1553BRM. This document provides details about the features, enhancements, system requirements, supported families, implementations, and known issues and workarounds.

2.1 Features

Core1553BRM has the following features:

- MIL-STD-1553B-compliant bus controller, remote terminal, and bus monitor
- Software compatible with legacy 1553 devices
- RT function tested to MIL-1553-HDBK

2.2 Interfaces

Core1553BRM supports a simple synchronous backend interface, compatible with earlier versions of Microsemi® Peripheral Component Interconnect (PCI) cores.

2.3 Supported Tool Flows

Use Libero® System-on-Chip (SoC) 11.8 or Libero Integrated Design Environment (IDE) v9.2 or later with this Core1553BRM release. Libero SoC PolarFire v1.1 required for PolarFire family implementation.

2.4 Precompiled Libraries

Core1553BRM supports the following precompiled libraries:

- IDE
 - Precompiled libraries are built with ModelSim 10.2c for v4.3
- SoC
 - Precompiled libraries are built with ModelSim 2020.4 for v4.3

2.5 Delivery Types

Core1553BRM is licensed in three ways: Evaluation, Obfuscated, and Register Transfer Level (RTL).

2.5.1 Evaluation

Precompiled simulation libraries provided in Core1553BRM allow the core to be instantiated in SmartDesign and simulated within Libero IDE and SoC software. The design may not be synthesized, as source code is not provided.

2.5.2 Obfuscated

Complete RTL code is provided for the core, enabling the core to be instantiated with SmartDesign. Simulation, synthesis, and layout can be performed with Libero SoC software. The RTL code for the core is obfuscated and some of the testbench source files are not provided. Instead, they are precompiled into the compiled simulation library.

2.5.3 RTL

Complete RTL source code is provided for the core and testbenches.

2.6 Supported Families

- PolarFire® SoC
- PolarFire®
- RTG4™
- SmartFusion®2
- IGLOO®2
- Fusion®
- SmartFusion®
- IGLOO®
- IGLOOe
- ProASIC®3/L/E
- ProASICPLUS®
- Axcelerator®
- RTAX™-S
- SX-A
- RTSX-S

2.7 Installation Instructions

Core1553BRM CPZ file must be installed into Libero software. This is done automatically through the Catalog update function in Libero, or the CPZ file can be manually added using the **Add Core** catalog feature. Once the CPZ file is installed in Libero, the core can be configured, generated, and instantiated within SmartDesign for inclusion in the Libero project. For more information, see the [Knowledge Based article](#).

To know how to create SmartDesign project using the IP cores, refer to the [SmartDesign User guide](#).

2.8 Documentation

This release contains a copy of the *Core1553BRM Handbook*. The handbook, describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also implementation suggestions. For more information about obtaining IP documentation instructions, refer to the [Libero SoC Online Help](#).

For updates and additional information about the software, devices, and hardware, visit the Intellectual Property pages on the Microsemi SoC Products Group website: visit:

<http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores>.

2.9 Supported Test Environments

The following test environments are supported:

- VHDL verification testbench
- VHDL user testbench
- Verilog user testbench

2.10 Discontinued Features and Devices

No features have been discontinued in the v4.3 Core1553BRM release.

2.11 New Features and Devices

The following new features and devices are included in v4.3 release:

- Added PolarFire family support.
- Updated release notes are provided.

2.12 Core Versions

The reset value of the lowest eight bits of register six, the built-in test register (BIT), indicates the version of the core. This value can be read through the CPU interface, or the core transmits this in response to Transmit BIT mode code. [Table 1](#) shows how the versions are encoded.

Table 1 • Encoding of Core Versions

Version	Bit[7:0]
v1.0	0
v2.0	1
v2.1	2
v2.11	3
v2.12	4
v2.13	5
v2.14/v2.15	7
v2.16	8
v2.17	9
3.0/v3.1	10
v3.2	11
v4.0	12
v4.1/v4.2	13
v4.3	14

2.13 Resolved Issues in the v4.3 Release

Table 2 lists the software action requests (SARs) that were resolved in Core1553BRM v4.3.

Table 2 • Resolved Issues in the Core1553BRM v4.3 Release

SAR Number	Description
90280	Add PolarFire support
30818	Add waveforms for various (ctrl) output signals
64460	Commands COVERAGE and FSM needs to be added in the command list of Core1553BRM
65362	Handbook (Core1553): Addition of Proasic3I in the supported device list
66006	RTG4:Core1553BRM SoftIP doesn't assert Terminal Flag Status on RESET Mode Command
66933	Incorrect bit-select in MIW description
70769	Figure 6-1 Remote Terminal Memory Map is misleading
71110	Family Range not correct on page 24
72846	Explicitly state tool version used for precompiled library generation
92825	Core1553BRM issue with Transmit Vector word mode code
63333	Define, Clarify or Remove "non-index mode" references (3)
95992	Doc update: Provide more details on BAME bit
63334	Add memory usage calculations for all modes
78471	Core 1553 BRM IIW (2.17 Version) is read 0x0000 occasionally
66818	setbrm not documented
52712	Verification Test bench fails in LEGREGS = 0 mode
96398	Need more details on INTOUTM de-assertion for cases when interrupt log is enabled and disabled
118409	TCLK pin needs additional information
65492	VHDL: Update standard reference IEEE libraries
55355	Core does not respond to command with injected error but does execute it
65733	RTG4: Core1553BRM User TB has incorrect addressing for Timer Value Register
70071	Update as per SAR 69774; (making use of ACT_UNIQUE_ prefix, to create independent coreparameters.v(hd) for each IP core instance)
65405	Re-timing pipeline stage needed to be added in P and N Tx/Rx pins in the Core1553BRM SoftIP
72196	Post synthesis user testbench ModelSim simulation fails for SmartFusion2
42812	User testbenches do not pass when using RAM based legalization registers
71039	RTG4 implementation to use ECC for legalization
37476	RTL code has RTL to Gates mismatch per Cadence Formality and Synopsys LEDA
14645	RT does not handle CW-CW-DW error sequence on RTRT

2.14 Resolved Issues in the v4.2 Release

Table 3 lists the software action requests (SARs) that were resolved in Core1553BRM v4.2.

Table 3 • Resolved Issues in the Core1553BRM v4.2 Release

SAR Number	Description
78626	Core 1553 BRM IIW(2.17 Version) is read 0x0000 Occasionally

2.15 Resolved Issues in the v4.1 Release

Table 4 lists the software action requests (SARs) that were resolved in Core1553BRM v4.1.

Table 4 • Resolved Issues in the Core1553BRM v4.1 Release

SAR Number	Description
47408	Added RTG4 Support

2.16 Resolved Issues in the v4.0 Release

Table 5 lists the SARs that were resolved in Core1553BRM v4.0.

Table 5 • Resolved Issues in the Core1553BRM v4.0 Release

SAR Number	Description
17552	Why does the BC in the BRM read the opcode in state BCILIST and BCGETOPCODE
29111	Please fix RSTOUTn
33037	Typo in "CORE1553BRM_HB.pdf"
35649	1553BRM Reset Mode code doesn't reset internal decoder
41028	Issue applying ACKVALUE when CLKSPD or CPUMEMEN hardwired to fixed value
20928	Unexpected ActSpiritHdl error when generating Core1553BRM v3.0 in VHDL/RTL mode
49905	Doc bug: "The CPU interface signals are internally synchronized to the Core1553BRM master clock" is not correct
51002	Doc: Update recommendations on transceivers
24477	Double resynchronization to avoid meta-stability issues
36209	Add option to have state machine with Hamming-2 protection
46840	VHDL: Add underflow/overflow protection to counters
46841	VHDL: Incomplete sensitivity list
46839	VHDL: Use when others instead of explicit unused states
46837	VHDL: syn_encoding typographical error in code

2.17 Resolved Issues in the v3.2 Release

Table 6 lists the software action requests (SARs) that were resolved in Core1553BRM v3.2.

Table 6 • Resolved Issues in the Core1553BRM v3.2 Release

SAR Number	Description
20928	Unexpected ActSpiritHdl error when generating Core1553BRM v3.0 in VHDL/RTL mode
14285	Obfuscation of VHDL source files removes syn_preserves
32639	Updated VHDL files for SmartFusion

2.18 Resolved Issues in the v3.1 Release

Table 7 lists the SARs that were resolved in Core1553BRM v3.1.

Table 7 • Resolved Issues in the Core1553BRM v3.1 Release

SAR Number	Description
11355	In the handbook, the CPUMEM address signal description is changed to CPUADDR [5:0] instead of CPUADDR [2:0], since there are 33 registers in the core.
11580	Updated the handbook for RSTOUTn. The RSTOUTn is asserted on the RSTINn input or the setting of the internal SRST bit (bit 13 of register 0).
11938	In the handbook, the CPUMEM address signal description is changed to CPUADDR [5:0] to access 33 registers in the core.
14895	Updated handbook for buffer mode selection. EMODE = 00 or 01: Select ping-pong or index mode buffer EMODE = 10: Select circular buffer mode 1 EMODE = 11: Select circular buffer mode 2
14921	Before changing bits [15:1], the STEX bit must be zero. So, the user reads the bit; if HIGH, change bit 0 to '0' and write, then write to other bits.
21558	Updated handbook so that the Start BIT (SBIT) must be Low to initiate core operation. This bit must be low to start execution.
11703	Used \$finish instead of \$stop in testbench, so that ModelSim® exits at the point when it sees a \$finish.
11763	Now the user can use the Very High Speed Integrated Circuit (VHSIC)-Hardware Description Language (HDL) (known as VHDL), verification environment to verify the Verilog core, but must have simultaneous verilog and VHDL licenses for OEM ModelSim; or must use the production version of ModelSim (not the OEM version shipped with Libero SoC software) to perform mixed language simulation with an appropriate license from Siemens.
11950	The IGLOOe library is used in ram16x16.vhd, when the project is targeted to an IGLOOe device.
11951	Removed undefined GLOBALBUFF that is instantiated into BRMpc.v.
20277	Now the user can use the VHDL verification environment to verify the Verilog core, but must have simultaneous Verilog and VHDL licenses for OEM ModelSim or must use the production version of ModelSim (not the OEM version shipped with Libero SoC software) to perform mixed language simulation with an appropriate license from Siemens.
21059	Core1553BRM is supported on Linux.
12011	CCZ/CPZ verification: Obfuscated version is available in tool/package.
12013	Removed pre-synthesis simulation error.
12016	CCZ/CPZ verification: Issues with Eval Pre-Synthesis Simulation resolved.
12017	Removed undefined GLOBALBUFF.
12018	VHDL verification testbench is working now.
12033	CCZ verification: Verilog Pre-Synthesis Looping resolved.
12034	The synthesis warnings listed here can be ignored.
20276	Inserted GLOBALBUFF.vhd and RAM16X16.vhd files in Axcelerator device.
20892	Verification testbench generation works properly.
20927	Verification testbench is generated in RTL mode.

2.19 Resolved Issues in the v3.0 Release

Table 8 lists the SARs that were resolved in the Core1553BRM v3.0 release.

Table 8 • Resolved Issues in the Core1553BRM v3.0 Release

SAR Number	Description
59858	Ping Pong mode operation updated to prevent turnoff mid message. When this occurs, the A/B buffer pointer may be incorrect. Core now delays turning ping-pong off until message processing is complete and signals this using the ping-pong acknowledge bit.
64332	Ping Pong operation updated to indicate last buffer and next buffer to be used.
64328	New generics added to allow user specification of the backend memory access timeouts to allow trade-offs between bus grant and bus wait times.
64329	LOCKFREQ generic added to prevent the operational frequency of the core being changed when the enhanced features are enabled. Setting this generic lowers the tile counts.

2.20 Resolved Issues in the v2.17 Release

Table 9 lists the SARs that have been resolved in the Core 1553BRM v2.17 release.

Table 9 • Resolved Issues in the Core1553BRM v2.17 Release

SAR Number	Description
57312	The Bus Monitor may fail to set the parity or Manchester error bits in the Monitor Message Information Word. However, it detects these protocol errors and sets the message error bit. This problem has been resolved, and the core now correctly sets these bits.

2.21 Resolved Issues in the v2.16 Release

Table 10 lists the SARs that have been resolved in the Core 1553BRM v2.16 release.

Table 10 • Resolved Issues in the Core1553BRM v2.16 Release

SAR Number	Description
56170	When in Bus controller mode, the end of the list opcode may not generate the EOL interrupt. This happens when the previous opcode generates an interrupt condition (typically on message error condition), and the CPU has not processed that interrupt. If the previous interrupt has been acknowledged, the EOL interrupt will be generated. v2.16 of the core is corrected, so the EOL interrupt is generated.

2.22 Resolved Issues in the v2.15 Release

Table 11 lists the SARs that have been resolved in the Core 1553BRM v2.15 release.

Table 11 • Resolved Issues in the Core1553BRM v2.15 Release

SAR Number	Description
55491	Architecture names in the VHDL global buffer source file updated to resolve compiled simulation library refresh issue.
55215	Compiled Simulation Libraries updated to resolve “no debug” error messages when ModelSim is invoked to simulate the testbenches (all RTL source files are identical to v2.14).

2.23 Resolved Issues in the v2.14 Release

Table 12 lists the SARs that have been resolved in the Core 1553BRM 2.14 release.

Table 12 • Resolved Issues in the Core1553BRM v2.14 Release

SAR Number	Description
52998	RT enhanced Ping Pong enable/disable operation does not function correctly. The core has been updated to allow the PPEN bit to be set to 0 while the RT is operational, with a read back of the bit available in bit 9 of the control register. If PPEN is set to 0 (when STEX = 1), the RT remains in Ping Pong mode but does not switch between the A and B buffers. It always accesses the next buffer as indicated by the A/B bit in the descriptor control word.

2.24 Resolved Issues in the v2.13 Release

Table 13 lists the SARs that have been resolved in the Core1553BRM v2.13 release.

Table 13 • Resolved Issues in the Core1553BRM v2.13 Release

SAR Number	Description
49744	The core does not detect a loopback error in the last word of a message; the loopback failure is reported on the following message instead. The core has been updated to resolve this issue, and the datasheet now specifies a maximum loopback delay.
48095	Legalization registers do not support byte accesses when RAM cells are used. The core has been updated to allow byte accesses when ProASIC ^{PLUS} (APA) RAMs are used, or registers are used (LEDREGS = 1 or 3).
49745	The core now supports an internal loopback feature enabled by bit 6 of the enhancements register.
49759	The TEXTIO package used in the testbench does not format integers correctly when printed as bit values, and an internal loop generates a simulation fatal error if the coverage option is enabled in ModelSim v6.0. Both issues have been fixed.

2.25 Resolved Issues in the v2.12 Release

Table 14 lists the SARs that have been resolved in the Core1553BRM 2.12 release.

Table 14 • Resolved Issues in the Core1553BRM v2.12 Release

SAR Number	Description
44392	In RT mode, the core may burst seven cycles, not six cycles as expected. When configured in Circular mode 2, the RT can burst write up to seven words to memory. The backend timing parameters assumed that the maximum burst size was six words and that this, along with the 4-word burst read, had to complete in 22 μ s. The core has only 19 μ s to complete message processing before the next command word is detected when broadcast mode code with no data messages is being received with minimum inter-message gaps. To guarantee that the memory cycles complete in the maximum backend bus request, grant times have been reduced to allow the four-words read and seven-words write bursts to be completed in 19 μ s.
44473	The RT may generate incorrect message log interrupts. Under normal operation, all interrupts are generated correctly. If the core receives a second legal command word on the alternative bus just as it is completing message processing and generating the interrupt log, then it may not generate the interrupt log for the first message. When the log entry is generated for the second message, it may include interrupt status bits for the first message. For example, the broadcast received interrupt may be set incorrectly if the first message is a broadcast and the second message is not. The core now clears the internal interrupt status bits at the start of message processing when the interrupt log is enabled.

2.26 Resolved Issues in the v2.11 Release

Table 15 lists the SARs that have been resolved in the Core1553BRM v2.11 release.

Table 15 • Resolved Issues in the Core1553BRM v2.11 Release

SAR Number	Description
44066	Maximum backend wait pulse timing increased with addition of the BETIMING parameter.
44067	The core can release MEMACC between RT descriptor and interrupt log writes; it should hold MEMACC active during this period. This results in an additional unexpected bus request cycle. If the backend memory interface delays the MEMREQ to MEMGNT by greater than 4.66 μ s and the RT receives Broadcast mode code with no data, and if the interrupt log is enabled and the inter-message gap to the next message to the same RT is between 4 and 9 μ s, then the next message will be incorrectly processed. If MEMREQ to MEMGNT delay is less than 4.66 μ s or CPUMEMEN = 1 and the MEMREQn to MEMGNTn is less than 2.4 μ s, and then no errors will occur. In v2.11, the core now holds MEMACC true until the interrupt log is written, and the core operates correctly.

2.27 Resolved Issues in the v2.1 Release

Table 16 lists the SARs that have been resolved in the Core1553BRM v2.1 release.

Table 16 • Resolved Issues in the Core1553BRM v2.1 Release

SAR Number	Description
42857	Asynchronous message support added.

2.28 Resolved Issues in the v2.0 Release

Table 17 lists the SARs that have been resolved in the Core1553BRM v2.0 release.

Table 17 • Resolved Issues in the Core1553BRM v2.0 Release

SAR Number	Description
42196	The simulation libraries included in the v2.0 release are not compatible with ModelSim v5.8 and above. The simulation libraries have been recompiled with the latest version of ModelSim.

2.29 Known Issues and Workarounds

Table 18 lists the known issues and the associated SARs.

Table 18 • Known Issues and Associated SARs

SAR Number	Description
64326	When the legalization registers are implemented using RAM in Axcelerator, RTAX-S, and ProASIC3/E-based families, the CPU must write to these registers using WORD transfers. Byte writes are not supported. Byte operations are supported when the legalization registers are implemented using registers or ProASIC ^{PLUS} memory blocks. If byte accesses are required when using Axcelerator, RTAX-S, or ProASIC3/E-based families, the legalization registers should be implemented using registers.