



---

## MIV\_RV32 Handbook

---

### Introduction

---

The MIV\_RV32 is a processor core designed to implement the RISC-V instruction set for use in Microchip FPGAs.

The core includes the industry standard JTAG interface to facilitate debug access. Three optional bus interfaces are available for peripheral and memory accesses: AHB, APB3, and AXI, which can be configured as AXI3 or AXI4.

There are three dedicated interrupts as well as six optional external interrupts in the MIV\_RV32 processor core.

A quick start guide is available on how to create an MIV\_RV32 Libero® design from the help menu in the core configurator. A migration guide is available detailing how to migrate a legacy MIV core design to use an MIV\_RV32.

### Features

---

- Designed for low power FPGA soft-core implementations
- Supports the RISC-V standard RV32I ISA with optional Multiply and Divide (M) and Compressed (C) extensions
- Tightly-Coupled Memory (TCM) is available and the size, up to 256 Kbytes, is defined by address range
- TCM APB Slave (TAS) to TCM
- Boot ROM feature to load an image and run from memory
- External, Timer and Soft Interrupts
- Up to six optional external interrupts
- Vectored and non-vectored interrupt support
- Optional on-chip debug unit with a JTAG interface
- AHBL, APB3, and AXI3/AXI4 optional external bus interfaces

### Core Version

---

This Handbook applies to MIV\_RV32 version 3.0.

The six accompanying manuals for this core are as follows:

- The RISC-V Instruction Set Manual Volume I: Unprivileged ISA
- The RISC-V Instruction Set Manual Volume II: Privileged Architecture
- RISC-V External Debug Support Version 0.13.2
- MIV\_RV32 Quick Start Guide
- MIV\_RV32 Migration Guide
- Supplementary Resource Utilization and Performance (RUP) tables

### Supported Families

---

- PolarFire®
- PolarFire® SoC
- RT PolarFire®
- RTG4™

- 
- 
- IGLOO®2
  - SmartFusion®2

---

## Table of Contents

---

Introduction.....	1
Features.....	1
Core Version.....	1
Supported Families.....	1
1. Resource Utilization and Performance.....	5
1.1. Typical Resource Utilization.....	8
1.2. Benchmarks.....	9
2. Functional Description.....	10
2.1. MIV_RV32 Architecture.....	10
2.2. Hart.....	11
2.3. Memory System.....	11
2.4. Interrupts.....	11
2.5. Debug Support Through JTAG.....	12
2.6. External Interfaces.....	12
2.7. TCM.....	12
2.8. TAS Port.....	12
2.9. Clocks.....	13
2.10. Resets.....	13
3. Interface.....	14
3.1. Configuration Parameters.....	14
3.2. I/O Signals.....	17
4. Programmer's Model.....	21
4.1. Processor Operating States.....	21
4.2. Reset Operation.....	21
4.3. Data Types.....	21
4.4. General Purpose Registers.....	21
4.5. Machine Control and Status Registers.....	22
4.6. Debug Module.....	28
4.7. Trigger Unit.....	31
4.8. Memory Map.....	33
4.9. Subsystem Restrictions.....	34
4.10. Exceptions.....	34
4.11. OPSRV Register.....	36
4.12. BOOT ROM.....	37
4.13. MTIME.....	38
4.14. ECC.....	40
5. Tool Flow.....	41
5.1. License.....	41
5.2. SmartDesign.....	41
5.3. Configuring MIV_RV32.....	42
5.4. Debugging.....	46
5.5. Simulation Flows.....	46

---

5.6.    Synthesis in Libero.....	46
5.7.    Place-and-Route in Libero.....	46
6.    System Integration.....	47
6.1.    PolarFire Example System.....	47
6.2.    RTG4/SF2/IG2 Example System.....	47
6.3.    Reset Synchronization.....	48
7.    Design Constraints.....	50
8.    SoftConsole.....	51
8.1.    Setting the System Clock Frequency and Peripheral Base Addresses.....	51
9.    Revision History.....	53
The Microchip Website.....	54
Product Change Notification Service.....	54
Customer Support.....	54
Microchip Devices Code Protection Feature.....	54
Legal Notice.....	55
Trademarks.....	55
Quality Management System.....	56
Worldwide Sales and Service.....	57

## 1. Resource Utilization and Performance

The device Resource Utilization and Performance (RUP) data is listed in tables [Table 1-1](#) to [Table 1-9](#) for the supported device families. The listed PolarFire information is also applicable to PolarFire SoC and RT PolarFire. This data is indicative only. The overall resource utilization and performance of the core is system dependent.

The entire RUP data was generated using Libero SoC v 12.5 and Synplify Q-2020.03M. The **P&R LEs** signify the number of logic elements used in the synthesized component for benchmarking. This value is for reference only and varies between place-and-route runs. The following tables list the device resource utilization and performance for selected configurations of the processor.

**Table 1-1. RV32I APB TCM**

Family	Part	Synthesis			P&R LEs	Performance/MHz
		DFF	4LUT	Total		
<b>PolarFire</b>	MPF500T-1 FCG1152E	1057	3723	4780	3788	108
<b>RTG4</b>	RTG4150L FCG1657	1091	3867	4958	3925	64
<b>SmartFusion2</b>	M2S150T FC1152	1094	3833	4927	3887	62
<b>IGLOO2</b>	M2GL150 FC1152	1091	3849	4940	3894	54
<b>Configuration Parameters</b>	<b>RISC-V Extensions:</b> I, Multiplier: n/a, <b>AHB Master:</b> n/a, <b>AHB Mirrored I/F:</b> n, <b>APB Master:</b> APB3, <b>APB Mirrored I/F:</b> n, <b>AXI Master:</b> n/a, <b>AXI Mirrored I/F:</b> n/a, <b>Reset Vector Address Upper 16bits:</b> 0x4000, <b>Reset Vector Address Lower 16bits:</b> 0x0, <b>BootROM:</b> n, <b>Reconfigure BootROM:</b> n, <b>External IRQs:</b> 0, <b>Vectorized Interrupts:</b> n, <b>TCM:</b> y (4k), <b>TCM APB Slave (TAS):</b> n/a, <b>Internal MTIME:</b> n, <b>Internal MTIME IRQ:</b> n, <b>Debug:</b> n, <b>Register Forwarding:</b> n, <b>ECC:</b> n, <b>GPR Registers:</b> n					

**Table 1-2. RV32I APB All Features**

Family	Part	Synthesis			P&R LEs	Performance/MHz
		DFF	4LUT	Total		
<b>PolarFire</b>	MPF500T-1 FCG1152E	943	3744	4687	3807	105
<b>RTG4</b>	RTG4150L FCG1657	946	3900	4846	3947	64
<b>SmartFusion2</b>	M2S150T FC1152	945	3902	4847	3972	65
<b>IGLOO2</b>	M2GL150 FC1152	946	3913	4859	3957	56
<b>Configuration Parameters</b>	<b>RISC-V Extensions:</b> IC, <b>Multiplier:</b> n/a, <b>AHB Master:</b> n/a, <b>AHB Mirrored I/F:</b> n, <b>APB Master:</b> APB3, <b>APB Mirrored I/F:</b> n, <b>AXI Master:</b> n/a, <b>AXI Mirrored I/F:</b> n/a, <b>Reset Vector Address Upper 16bits:</b> 0x4000, <b>Reset Vector Address Lower 16bits:</b> 0x0, <b>BootROM:</b> n, <b>Reconfigure BootROM:</b> n, <b>External IRQs:</b> 0, <b>Vectorized Interrupts:</b> n, <b>TCM:</b> y (4k), <b>TCM APB Slave (TAS):</b> n/a, <b>Internal MTIME:</b> n, <b>Internal MTIME IRQ:</b> n, <b>Debug:</b> n, <b>Register Forwarding:</b> n, <b>ECC:</b> n, <b>GPR Registers:</b> n					

## Resource Utilization and Performance

**Table 1-3. RV32IC APB TCM**

Family	Part	Synthesis			P&R LEs	Performance/MHz
		DFF	4LUT	Total		
PolarFire	MPF500T-1 FCG1152E	943	3744	4687	3807	105
RTG4	RTG4150L FCG1657	946	3900	4846	3947	64
SmartFusion2	M2S150T FC1152	945	3902	4847	3972	65
IGLOO2	M2GL150 FC1152	946	3913	4859	3957	56
Configuration Parameters	<b>RISC-V Extensions:</b> IC, <b>Multiplier:</b> n/a, <b>AHB Master:</b> n/a, <b>AHB Mirrored I/F:</b> n, <b>APB Master:</b> APB3, <b>APB Mirrored I/F:</b> n, <b>AXI Master:</b> n/a, <b>AXI Mirrored I/F:</b> n/a, <b>Reset Vector Address Upper 16bits:</b> 0x4000, <b>Reset Vector Address Lower 16bits:</b> 0x0, <b>BootROM:</b> n, <b>Reconfigure BootROM:</b> n, <b>External IRQs:</b> 0, <b>Vectored Interrupts:</b> n, <b>TCM:</b> y (4k), <b>TCM APB Slave (TAS):</b> n/a, <b>Internal MTIME:</b> n, <b>Internal MTIME IRQ:</b> n, <b>Debug:</b> n, <b>Register Forwarding:</b> n, <b>ECC:</b> n, <b>GPR Registers:</b> n					

**Table 1-4. RV32IC APB All Features**

Family	Part	Synthesis			P&R LEs	Performance/MHz
		DFF	4LUT	Total		
PolarFire	MPF500T-1 FCG1152E	3819	9542	13361	10144	66
RTG4	RTG4150L FCG1657	3849	9307	13156	9913	38
SmartFusion2	M2S150T FC1152	3848	9376	13224	10124	48
IGLOO2	M2GL150 FC1152	3849	9421	13270	10126	41
Configuration Parameters	<b>RISC-V Extensions:</b> IC, <b>Multiplier:</b> n/a, <b>AHB Master:</b> AHBLite, <b>AHB Mirrored I/F:</b> y, <b>APB Master:</b> APB3, <b>APB Mirrored I/F:</b> n, <b>AXI Master:</b> y, <b>AXI Mirrored I/F:</b> y, <b>Reset Vector Address Upper 16bits:</b> 0x8000, <b>Reset Vector Address Lower 16bits:</b> 0x0, <b>BootROM:</b> y, <b>Reconfigure BootROM:</b> y, <b>External IRQs:</b> 6, <b>Vectored Interrupts:</b> y, <b>TCM:</b> y (4k), <b>TCM APB Slave (TAS):</b> y, <b>Internal MTIME:</b> y, <b>Internal MTIME IRQ:</b> y, <b>Debug:</b> y, <b>Register Forwarding:</b> y, <b>ECC:</b> y, <b>GPR Registers:</b> y					

**Table 1-5. RV32IM (MACC-Pipelined) APB TCM**

Family	Part	Synthesis			P&R LEs	Performance/MHz
		DFF	4LUT	Total		
PolarFire	MPF500T-1 FCG1152E	1228	4168	5396	4226	93
RTG4	RTG4150L FCG1657	1132	4425	5557	4484	61
SmartFusion2	M2S150T FC1152	1224	4468	5692	4531	61
IGLOO2	M2GL150 FC1152	1225	4445	5670	4486	53
Configuration Parameters	<b>RISC-V Extensions:</b> IM, <b>Multiplier:</b> MACC-Pipelined, <b>AHB Master:</b> n/a, <b>AHB Mirrored I/F:</b> n, <b>APB Master:</b> APB3, <b>APB Mirrored I/F:</b> n, <b>AXI Master:</b> n/a, <b>AXI Mirrored I/F:</b> n/a, <b>Reset Vector Address Upper 16bits:</b> 0x4000, <b>Reset Vector Address Lower 16bits:</b> 0x0, <b>BootROM:</b> n, <b>Reconfigure BootROM:</b> n, <b>External IRQs:</b> 0, <b>Vectored Interrupts:</b> n, <b>TCM:</b> y (4k), <b>TCM APB Slave (TAS):</b> n/a, <b>Internal MTIME:</b> n, <b>Internal MTIME IRQ:</b> n, <b>Debug:</b> n, <b>Register Forwarding:</b> n, <b>ECC:</b> n, <b>GPR Registers:</b> n					

## Resource Utilization and Performance

**Table 1-6. RV32IM (MACC-Pipelined) All Features**

Family	Part	Synthesis			P&R LEs	Performance/MHz
		DFF	4LUT	Total		
PolarFire	MPF500T-1 FCG1152E	4100	9836	13936	10453	65
RTG4	RTG4150L FCG1657	4130	9784	13914	10432	38
SmartFusion2	M2S150T FC1152	4022	9778	13800	10401	47
IGLOO2	M2GL150 FC1152	4028	9891	13919	10513	40
Configuration Parameters	<b>RISC-V Extensions:</b> IM, <b>Multiplier:</b> MACC-Pipelined, <b>AHB Master:</b> y, <b>AHB Mirrored I/F:</b> y, <b>APB Master:</b> APB3, <b>APB Mirrored I/F:</b> n, <b>AXI Master:</b> y, <b>AXI Mirrored I/F:</b> y, <b>Reset Vector Address Upper 16bits:</b> 0x8000, <b>Reset Vector Address Lower 16bits:</b> 0x0, <b>BootROM:</b> y, <b>Reconfigure BootROM:</b> y, <b>External IRQs:</b> 6, <b>Vectored Interrupts:</b> y, <b>TCM:</b> y (4k), <b>TCM APB Slave (TAS):</b> y, <b>Internal MTIME:</b> y, <b>Internal MTIME IRQ:</b> y, <b>Debug:</b> y, <b>Register Forwarding:</b> y, <b>ECC:</b> y, <b>GPR Registers:</b> y					

**Table 1-7. RV32IMC (Fabric) APB TCM**

Family	Part	Synthesis			P&R LEs	Performance/MHz
		DFF	4LUT	Total		
PolarFire	MPF500T-1 FCG1152E	1115	4985	6100	5045	102
RTG4	RTG4150L FCG1657	1114	4867	5981	4929	62
SmartFusion2	M2S150T FC1152	1115	4906	6021	4971	65
IGLOO2	M2GL150 FC1152	1117	4809	5926	4889	57
Configuration Parameters	<b>RISC-V Extensions:</b> IMC, <b>Multiplier:</b> Fabric, <b>AHB Master:</b> n/a, <b>AHB Mirrored I/F:</b> n, <b>APB Master:</b> APB3, <b>APB Mirrored I/F:</b> n, <b>AXI Master:</b> n/a, <b>AXI Mirrored I/F:</b> n/a, <b>Reset Vector Address Upper 16bits:</b> 0x4000, <b>Reset Vector Address Lower 16bits:</b> 0x0, <b>BootROM:</b> n, <b>Reconfigure BootROM:</b> n, <b>External IRQs:</b> 0, <b>Vectored Interrupts:</b> n, <b>TCM:</b> y (4k), <b>TCM APB Slave (TAS):</b> n/a, <b>Internal MTIME:</b> n, <b>Internal MTIME IRQ:</b> n, <b>Debug:</b> n, <b>Register Forwarding:</b> n, <b>ECC:</b> n, <b>GPR Registers:</b> n					

**Table 1-8. RV32IMC (Fabric) All features**

Family	Part	Synthesis			P&R LEs	Performance/MHz
		DFF	4LUT	Total		
PolarFire	MPF500T-1 FCG1152E	3792	9498	13290	10926	73
RTG4	RTG4150L FCG1657	3795	9403	13198	10919	42
SmartFusion2	M2S150T FC1152	3789	9488	13277	10894	49
IGLOO2	M2GL150 FC1152	3790	9446	13236	10898	41
Configuration Parameters	<b>RISC-V Extensions:</b> IMC, <b>Multiplier:</b> Fabric, <b>AHB Master:</b> y, <b>AHB Mirrored I/F:</b> y, <b>APB Master:</b> APB3, <b>APB Mirrored I/F:</b> n, <b>AXI Master:</b> y, <b>AXI Mirrored I/F:</b> y, <b>Reset Vector Address Upper 16bits:</b> 0x8000, <b>Reset Vector Address Lower 16bits:</b> 0x0, <b>BootROM:</b> y, <b>Reconfigure BootROM:</b> y, <b>External IRQs:</b> 6, <b>Vectored Interrupts:</b> y, <b>TCM:</b> y (4k), <b>TCM APB Slave (TAS):</b> y, <b>Internal MTIME:</b> y, <b>Internal MTIME IRQ:</b> y, <b>Debug:</b> y, <b>Register Forwarding:</b> y, <b>ECC:</b> y, <b>GPR Registers:</b> y					

For more information, see the *Supplementary RUP Tables manual*, which is included with the core.

## 1.1 Typical Resource Utilization

The following table lists a breakdown of average resource usage for core options across the supported families.

**Table 1-9. Option Resources**

Feature	Parts	Synthesis		
		Average DFF	Average 4LUT	Average Total
<b>AHBL</b>	MPF500T-1FCG1152E RTG4150L FCG1657 M2S150T FC1152 M2GL150 FC1152	108	102	210
<b>APB</b>		115	144	259
<b>AXI</b>		514	492	1006
<b>Ext_sys_interrupts (6)</b>		6	61	67
<b>Vectored interrupts</b>		35	154	189
<b>BootROM</b>		39	125	164
<b>Reconfig BootROM</b>		147	139	286
<b>TCM (4k)</b>		62	372	434
<b>TAS</b>		0	84	84
<b>Mtime &amp; Mtime irq</b>		160	425	585
<b>Debug</b>		564	1756	2320
<b>ECC</b>		12	407	429
<b>GPR Registers</b>		989	1544	2533
<b>Register Forwarding</b>		5	289	294

## 1.2

**Benchmarks**

Benchmarks	Memory Location	RV32	Multiplier	Reg Fwd	Reg GPRs	ECC	Coremark/MHz
Extension benchmarks	TCM	IMC	MACC	1	1	0	2.767
	TCM	IMC	MACC	0	1	0	2.533
	TCM	IM	MACC	0	0	0	1.567
	TCM	IM	MACC Pipe	0	0	0	1.567
	TCM	IMC	MACC	0	0	0	1.567
	TCM	IMC	MACC	1	0	0	1.567
	TCM	IMC	MACC Pipe	0	0	0	1.5
	TCM	IM	Fabric	0	0	0	1.067
	TCM	I	n/a	1	1	0	1.067
	TCM	IMC	Fabric	0	0	0	1.033
	TCM	I	n/a	0	1	0	0.967
	TCM	I	n/a	0	0	0	0.533
	TCM	IC	n/a	0	0	0	0.533
	TCM	I	n/a	0	0	1	0.533
	TCM	I	n/a	1	0	0	0.533
	AHB	IMC	MACC	0	0	0	0.467
	AHB	IM	MACC	0	0	0	0.433
	AHB	IC	n/a	0	0	0	0.2
	AHB	I	n/a	0	1	0	0.2
	AHB	I	n/a	1	1	0	0.2
	AHB	I	n/a	0	0	0	0.167
	AHB	I	n/a	1	0	0	0.167
	AXI	IM	MACC	0	0	0	0.4
	AXI	IMC	MACC	0	0	0	0.4
	AXI	IC	n/a	0	0	0	0.167
	AXI	I	n/a	0	1	0	0.167
	AXI	I	n/a	0	0	0	0.133
	AXI	I	n/a	1	0	0	0.133


## 2. Functional Description

The following sections provide a functional description of the MIV\_RV32 processor core.

### 2.1 MIV\_RV32 Architecture

The core architecture comprises of a RV32IMC four stage pipelined processor unit integrated with an Offload Processor Subsystem for RISC-V (OPSRV). The OPSRV consists of a system interconnect with a JTAG Debug Module, System MTimer, TCM with a TCM APB Slave port (TAS), AXI3/AXI4/AHB master interfaces, and OPSRV registers. The following figure shows the block level architecture of MIV\_RV32 device.

**Figure 2-1. MIV\_RV32 Block Diagram**



The following table lists the key features of the core.

**Table 2-1. MIV\_RV32 Architecture Features**

Feature	Value	Units	Notes
ISA support	RV32IMC	—	Base RV32I, optional multiply and divide, and optional compressed extensions
Harts	1	—	MIV_RV32 processor
Reset vector	Configurable	—	Word aligned address 0x1000_0000 and above available
Interrupts	13	—	External, Software and Timer interrupts, six optional external interrupts, and ECC interrupts. Vectored interrupts supported.
Timers/Counters	1	—	An MTIME block is available to generate a time value and periodic interrupts
Bus interfaces	AHB/AXI3/ AXI4/APB	—	Optional AHB, AXI3/AXI4, and APB
JTAG debug transport address width	7	Bits	—
Local memories	1	—	Width of TCM start and end address determines the size of the local memory
Local memory access	1	—	TAS provides access to TCM

## 2.2 Hart

The MIV\_RV32 hart is based on the RISC-V Instruction Set Architecture (ISA). The hart supports the RISC-V standard RV32 Integer (I), Multiply (M), and Compressed (C) ISA. It also supports the machine-mode privileged architecture and debug mode.

The hart is a four-stage pipelined RISC-V processor, which has been designed to be highly configurable for use in Microchip FPGAs. It is designed to be used as a standalone or auxiliary processor within FPGA designs. The hart contains the base RISC-V Integer ISA extension. Optionally, the RISC-V M ISA extension adds hardware multiply and divide instructions. Optionally, the RISC-V C ISA extension adds the compressed instruction set.

## 2.3 Memory System

The core is non-cached. Up to 256 Kbytes of TCM is available for instruction and data storage. A range of system peripherals are accessed across AXI (AXI4/AXI3), AHB, and APB bus interfaces.

## 2.4 Interrupts

The RISC-V external interrupt is available for use as a top-level input to the core. Six optional external interrupts can also be enabled at the top level for use as external interrupts. The RISC-V software interrupt is available and can be accessed through the OPSRV register. The timer interrupt can be exposed to the top level or connected internally to a compare register that can be accessed through software, and generates interrupts at a fixed interval. There is an OPSRV register interrupt available that signals TCM single and double bit ECC errors, GPR single bit ECC errors, or AXI write errors. Interrupts can be configured in vectored or non-vectored mode when the core is being configured to allow for a defined vector for each interrupt, if required. Interrupts are positive edge triggered.

## 2.5

### Debug Support Through JTAG

The core includes support for an external debugger using a JTAG port. This v0.13.2 debug implementation is abstract command based and uses system bus access to write to memory. The core does not support the use of a program buffer. The following debug features are provided:

- Hart can be halted and resumed
- All hart registers (including CSRs) can be read/written
- Memory can be accessed
- Binary files can be downloaded to memory
- Hart can be debugged from the very first instruction executed
- Debug can perform single-step operations and can execute one instruction at a time
- A RISC-V hart can be halted when a software breakpoint instruction is executed
- Single hardware breakpoint is available

## 2.6

### External Interfaces

The core supports three optional external interfaces: AHB, APB, and AXI (AXI3/AXI4). Each interface has its own address space mapped at compile time. The address spaces might not overlap.

The core can boot from a word aligned address range, within the configurator specified address space, by setting the `RESET_VECTOR` and modifying the linker scripts for the firmware project. This address can be half word aligned, if C extension is used.

## 2.7

### TCM

The core supports up to 256 Kbytes of TCM. The size of the memory is defined by the start and end address of the TCM. The processor can be booted from this memory region by setting the `RESET_VECTOR_ADDRESS` to the address of the TCM.

The TCM can be programmed through the TAS interface on the MIV\_RV32. On PolarFire and PolarFire SoC devices, if enabled, the TCM can also be initialized by the System Controller using on-board storage, such as sNVM, uPROM, or SPI.

The TCM initialization feature necessitates the use of PolarFire Low Power RAM, which adds significantly to the core resource usage. For this reason, the TCM Initialization feature has not been fully adopted and is currently only available by enabling a local parameter, `l_cfg_hard_tcm0_en`, in the `miv_rv32_opsrv_cfg_pkg.v` file prior to synthesis, as shown in the following table.

**Table 2-2. TCM Initialization**

Local Parameter	Value	Description
<code>l_cfg_hard_tcm0_en</code>	1'b0 (default)	Use inferred RAM for TCM
	1'b1	Instantiate PF Low Power RAM for TCM which can be initialized by the System Controller

This package file is read-only, so when the value of `l_cfg_hard_tcm0_en` is modified in Libero, the **Remove the read-only attribute and modify the file directly** option must be selected.

## 2.8

### TAS Port

The TAS port allows reading and writing to the TCM from an external source before the core is brought out of reset. It is recommended that the address widths for the TCM and the TAS are of the same size to avoid memory read or write violations.

## 2.9

### Clocks

The system clock frequency must be chosen to meet design timing requirements with clock constraints applied. The tables in the [1. Resource Utilization and Performance](#) section list the upper clock frequency obtained for a specified device from each supported FPGA family, whilst meeting the timing requirements for the configurations defined. Sequential logic within the core is driven on the positive clock edge.

When the debug option is enabled, the JTAG debug signals are made available at the top level. The JTAG has a clock signal TCK whose characteristics are determined by the connected JTAG debugger. It is advised that the applied TCK frequency must remain within the maximum frequency permitted for the JTAG probe in use. The TCK must have clock constraints applied. For more information, see the [7. Design Constraints](#) section.

## 2.10

### Resets

The RESETN is an active low hard reset, which resets everything within the core. An external reset synchronizer is required (for more information, see the [6.3 Reset Synchronization](#) section). In many cases, the synchronizer is integrated within a family specific reset core, for example, Core\_Reset\_PF.

The EXT\_RESETN is an active low reset output. This is fed through from RESETN and is also driven from the debug module during a debug session to allow a system reset through the debugger.

There is an internal CPU Soft Reset feature accessible through software. For more information, see [Table 4-36](#).

The JTAG\_TRSTN is an active low reset signal for the JTAG Debug Transport module.

## 3. Interface

### 3.1 Configuration Parameters

The following table lists the parameters (Verilog) or generics (VHDL) for configuring the RTL code of the core.

**Table 3-1. MIV\_RV32 Parameters and Generics Descriptions**

Name	Range	Default Value	Description
RESET_VECTOR_ADDR_1	0x1000-0xFFFF	0x8000	This is the address from which the processor starts executing after a reset. This address is byte aligned.
RESET_VECTOR_ADDR_0	0x0000-0xFFFFC	0x0	
DEBUGGER	0 or 1	1	JTAG Debugger 0: Disable 1: Enabled
AXI_MASTER_TYPE	0 to 2	0	AXI Master Type 0: None 1: AXI3 2: AXI4
AXI_SLAVE_MIRROR	0 or 1	0	AXI Slave Mirror 0: None 1: AXI Slave Mirror Note <sup>1</sup>
AXI_START_ADDR_1	0x1000-0xFFFF	0x6000	This is the AXI start address. AXI_START_ADDR_1 and AXI_START_ADDR_0 represent the upper and lower 16 bits of the address respectively.
AXI_START_ADDR_0	0x0000-0xFFFF	0x0	
AXI_END_ADDR_1	0x1000-0xFFFF	0x6FFF	This is the AXI end address. AXI_END_ADDR_1 and AXI_END_ADDR_0 represent the upper and lower 16 bits of the address respectively.
AXI_END_ADDR_0	0xFFFF-0xFFFFC	0xFFFF	
AHB_MASTER_TYPE	0 or 1	1	AHB Master Type 0: None 1: AHB-Lite
AHB_SLAVE_MIRROR	0 or 1	0	AHB Slave Mirror 0: None 1: AXI Slave Mirror Note <sup>2</sup>
AHB_START_ADDR_1	0x1000-0xFFFF	0x8000	This is the AHB start address. AHB_START_ADDR_1 and AHB_START_ADDR_0 represent the upper and lower 16 bits of the address respectively.
AHB_START_ADDR_0	0x0000-0xFFFF	0x0	

.....continued

Name	Range	Default Value	Description
AHB_END_ADDR_1	0x1000-0xFFFF	0x8FFF	This is the AHB end address. AHB_END_ADDR_1 and AHB_END_ADDR_0 represent the upper and lower 16 bits of the address respectively.
AHB_END_ADDR_0	0xFFFF-0xFFFC	0xFFFF	
APB_MASTER_TYPE	0 or 1	1	APB Master Type 0: None 1: APB3
APB_SLAVE_MIRROR	0 or 1	0	AHB Slave Mirror 0: None 1: AXI Slave Mirror Note <sup>2</sup>
APB_START_ADDR_1	0x1000-0xFFFF	0x7000	This is the APB start address. APB_START_ADDR_1 and APB_START_ADDR_0 represent the upper and lower 16 bits of the address respectively.
APB_START_ADDR_0	0x0000-0xFFFF	0x0	
APB_END_ADDR_1	0x1000-0xFFFF	0x7FFF	This is the APB end address. APB_END_ADDR_1 and APB_END_ADDR_0 represent the upper and lower 16 bits of the address respectively.
APB_END_ADDR_0	0xFFFF-0xFFFC	0xFFFF	
TCM_PRESENT	0 or 1	0	TCM Present 0: Disabled 1: Enabled
TCM_START_ADDR_1	0x1000-0xFFFF	0x4000	This is the TCM start address. TCM_START_ADDR_1 and TCM_START_ADDR_0 represent the upper and lower 16 bits of the address respectively.
TCM_START_ADDR_0	0x0000-0xFFFF	0x0	
TCM_END_ADDR_1	0x1000-0xFFFF	0x4000	This is the TCM end address. TCM_END_ADDR_1 and TCM_END_ADDR_0 represent the upper and lower 16 bits of the address respectively.
TCM_TAS_PRESENT	0 or 1	0	TCM ABP Slave Present 0: Disabled 1: Enabled
TAS_START_ADDR_1	0x1000-0xFFFF	0x4000	This is the TCM ABP Slave start address. TAS_START_ADDR_1 and TAS_START_ADDR_0 represent the upper and lower 16 bits of the address respectively.
TAS_START_ADDR_0	0x0000-0xFFFF	0x0	

.....continued

Name	Range	Default Value	Description
TAS_END_ADDR_1	0x1000-0xFFFF	0x4000	This is the TCM APB Slave end address.
TAS_END_ADDR_0	0xFFFF-0xFFFFC	0x0x3FFF	TAS_END_ADDR_1 and TAS_END_ADDR_0 represent the upper and lower 16 bits of the address respectively.
BOOT_ROM	0 or 1	0	BOOT_ROM Present 0: Disabled 1: Enabled
SRC_START_ADDR_1	0x1000-0xFFFF	0x8000	This is the SRC_START (Source starting) address read by the BOOT_ROM. SRC_START_ADDR_1 and SRC_START_ADDR_0 represent the upper and lower 16 bits of the address respectively.
SRC_START_ADDR_0	0x0000-0xFFFF	0x0	
SRC_END_ADDR_1	0x1000-0xFFFF	0x8000	This is the SRC_END (Source final) address read by the BOOT_ROM. SRC_START_ADDR_1 and SRC_START_ADDR_0 represent the upper and lower 16 bits of the address respectively.
DEST_ADDR_1	0x1000-0xFFFF	0x4000	This is the DEST_ADDR (Destination starting) address written by the BOOT_ROM. DEST_ADDR_1 and DEST_ADDR_0 represent the upper and lower 16 bits of the address respectively.
DEST_ADDR_0	0x0000-0xFFFF	0x3FFF	
RECONFIG_BOOT_ROM	0 or 1	0	Reconfigurable BOOT_ROM Present 0: Disabled 1: Enabled (Source/ destination addresses reconfigurable in software)
GEN_DECODE_RV32	0 to 3	3	RISCV ISA Extension Select 0: I 1: IC 2: IM 3: IMC
GEN_MUL_TYPE	0 to 2	0	Multiplier Type 0: Fabric 1: MACC (non-pipelined) 2: MACC (pipelined)
VECTORED_INTERRUPTS	0 or 1	1	Vectored Interrupts 0: Disabled 1: Enabled
NUM_EXT IRQS	0 to 6	6	Number of external interrupts

**.....continued**


Name	Range	Default Value	Description
FWD_REGS	0 or 1	0	Forwarding Registers 0: Disabled 1: Enabled
ECC_ENABLE	0 or 1	0	ECC 0: Disabled 1: Enabled
INTERNAL_MTIME	0 or 1	1	Internal MTIME 0: Disabled 1: Enabled
MTIME_PRESCALER	0 to 65535	100	The MTIME_PRESCALER integer value divided by the CLK frequency derives an MTIME time base given by the equation: $\text{MTIME timebase} = \text{MTIME\_PRESCALAR}/\text{CLK (Hz)}$
INTERNAL_MTIME_IRQ	0 or 1	1	Internal MTIME 0: Disabled 1: Enabled
GPR_REGS	0 or 1	0	GPR Registers 0: Disabled 1: Enabled

**Notes:**

1. This parameter is used only when an AXI Master is selected.
2. This parameter is used only when an AHB Master is selected.

### 3.2 I/O Signals

The following figure shows all the I/O signals for the core.

**Figure 3-1. MIV\_RV32 Full I/O View****Table 3-2. MIV\_RV32 I/O Signal Description**

Port Name	Width	Direction	Description
<b>Global Signals</b>			
CLK	1	In	System clock. All other I/Os are synchronous to this clock.
RESETN	1	In	Synchronized reset signal. This signal is active low.
EXT_RESETN	1	Out	External system reset, active low. Driven by RESETN and Debugger system reset (debug mode).
<b>JTAG Interface Signals</b>			
JTAG_TDI	1	In	Test Data In (TDI). This signal is used by the JTAG device for downloading and debugging programs. Sampled on the rising edge of TCK.
JTAG_TCK	1	In	Test Clock (TCK). This signal is used by the JTAG device for downloading and debugging programs.
JTAG_TMS	1	In	Test Mode Select (TMS). This signal is used by the JTAG device when downloading and debugging programs. It is sampled on the rising edge of TCK to determine the next state.
JTAG_TRSTN	1	In	Test Reset (TRSTN). This is an optional signal used to reset the TAP controllers state machine. This signal is active low.
JTAG_TDO	1	Out	Test Data Out (TDO). This signal is the data, which is shifted out of the device during debugging. It is valid on FALLING/RISING edge of TCK.
JTAG_TDO_DR	1	Out	Drive Test Data Out (DRV_TDO). This signal is used to drive a tri-state buffer.
<b>Interrupt Signals</b>			

<b>.....continued</b>			
<b>Port Name</b>	<b>Width</b>	<b>Direction</b>	<b>Description</b>
EXT_IRQ	1	In	External interrupt from peripheral source. An active high level based interrupt signal. Tie this input low if unused.
MSYS_EI	6	In	Optional External System Interrupts. This signal is active high. Tie any unused inputs low.
TMR_IRQ	1	In	A Timer interrupt input is exposed when the internal MTIME IRQ parameter is not selected in the GUI. This is an active high level based interrupt. Tie this input low, if unused.
<b>System Time Signals</b>			
TIME_COUNT_IN	64	In	External system timer count
TIME_COUNT_OUT	64	Out	Internal system timer count
<b>TCM Access Signals</b>			
TCM_CPU_ACCESS_DISABLE	1	In	When asserted, CPU access to the TCM is disabled.
TCM_TAS_ACCESS_DISABLE	1	In	When asserted, TAS access to the TCM is disabled.
<b>APB Master Interface</b>			
APB_MSTR_PADDR	32	Out	APB Master Interface. The address range is 0x1000_0000 to 0xFFFF_FFF-F. This interface can also be configured as a mirrored slave through the GUI.
APB_MSTR_PSEL	1	Out	
APB_MSTR_PENABLE	1	Out	
APB_MSTR_PWRITE	1	Out	
APB_MSTR_PRDATA	32	In	
APB_MSTR_PWDATA	32	Out	
APB_MSTR_PREADY	1	In	
APB_MSTR_PSLVERR	1	In	
<b>AHB Master Interface</b>			
AHB_MSTR_HMASTLOCK	1	Out	AHB Master Interface. The address range is 0x1000_0000 to 0xFFFF_FFF-F. This interface can also be configured as a mirrored slave through the GUI.
AHB_MSTR_HTRANS	2	Out	
AHB_MSTR_HWRITE	1	Out	
AHB_MSTR_HADDR	32	Out	
AHB_MSTR_HSIZEx	3	Out	
AHB_MSTR_HBURST	3	Out	
AHB_MSTR_HPROT	4	Out	
AHB_MSTR_HWDATA	32	Out	
AHB_MSTR_HREADY	1	In	
AHB_MSTR_HRESP	1	In	
AHB_MSTR_HRDATA	32	In	
AHB_MSTR_HSEL	1	Out	HSEL is used only when AHB_SLAVE_MIRROR is set to 1.
<b>AXI Master Interface</b>			

**.....continued**

<b>Port Name</b>	<b>Width</b>	<b>Direction</b>	<b>Description</b>
AXI_MSTR_AWREADY	1	Out	
AXI_MSTR_AWVALID	1	Out	
AXI_MSTR_AWID	1	Out	
AXI_MSTR_AWADDR	32	Out	
AXI_MSTR_AWLEN	4	Out	
AXI_MSTR_AWSIZE	3	Out	
AXI_MSTR_AWBURST	2	Out	
AXI_MSTR_AWLOCK	1	Out	
AXI_MSTR_AWCACHE	4	Out	
AXI_MSTR_AWPROT	3	Out	
AXI_MSTR_WREADY	1	in	
AXI_MSTR_WVALID	1	Out	
AXI_MSTR_WID	1	Out	
AXI_MSTR_WDATA	32	Out	
AXI_MSTR_WSTRB	4	Out	
AXI_MSTR_WLAST	1	Out	
AXI_MSTR_BREADY	1	Out	
AXI_MSTR_BVALID	1	in	
AXI_MSTR_BID	1	in	
AXI_MSTR_BRESP	2	in	
AXI_MSTR_BUSER	1	in	
AXI_MSTR_ARREADY	1	in	
AXI_MSTR_ARVALID	1	Out	
AXI_MSTR_ARID	1	Out	
AXI_MSTR_ARADDR	32	Out	
AXI_MSTR_ARLEN	4	Out	
AXI_MSTR_ARSIZE	3	Out	
AXI_MSTR_ARBURST	2	Out	
AXI_MSTR_ARLOCK	1	Out	
AXI_MSTR_ARCACHE	4	Out	
AXI_MSTR_ARPROT	3	Out	
AXI_MSTR_RREADY	1	Out	
AXI_MSTR_RVALID	1	Out	
AXI_MSTR RID	1	Out	
AXI_MSTR_RDATA	32	Out	
AXI_MSTR_RRESP	2	in	
AXI_MSTR_RLAST	1	in	

**TCM APB Slave Interface (TAS)**

TCM_APB_SLV_PADDR	32	In	The address range is 0x1000_0000 to 0xFFFF_FFFF.
TCM_APB_SLV_PSEL	1	In	
TCM_APB_SLV_PENABLE	1	In	
TCM_APB_SLV_PWRITE	1	In	
TCM_APB_SLV_PRDATA	32	Out	
TCM_APB_SLV_PWDATA	32	In	
TCM_APB_SLV_PREADY	1	Out	
TCM_APB_SLV_PSLVERR	1	Out	

## 4. Programmer's Model

This core implements the RISC-V Integer extension with optional support for the Multiplication and Division extension (M) and the Compressed extension (C). The M provides hardware support for these operations and the C allows for a subset of the integer instructions to be encoded as 16-bit instructions as opposed to 32-bit instructions.

The M improves operating performance of the processor at the expense of area and speed, while C allows for reduced code size with additional area.

### 4.1 Processor Operating States

The processor has the following operating modes.

- Machine Mode: This core can be run in RISC-V Machine mode and is the standard operating state for the core. In this mode, the 32-bit I and M instructions can be executed along with the 16-bit C instructions.
- Debug Mode: The core enters the Debug mode while debugging using the JTAG interface.

### 4.2 Reset Operation

Out of reset or as a result of a CPU soft reset, PC takes on the value of the Reset Vector Address (RVA) and begins executing code from this address.

### 4.3 Data Types

This core supports the following data types:

- 32-bit words
- 16-bit halfwords
- 8-bit bytes

Instructions can be encoded as 32-bit words for all extensions and a subset of the Integer instructions can be encoded as 16-bit words when the C extension is included.

### 4.4 General Purpose Registers

The following table lists the 32-bit RISC-V General Purpose Registers (GPRs) available in the core.

**Table 4-1. General Purpose Registers**

Register	ABI Name	Description
x0	zero	Hardwired zero
x1	ra	Return address
x2	sp	Stack pointer
x3	gp	Global pointer
x4	tp	Thread pointer
x5–x7	t0–t2	Temporary registers
x8	s0/fp	Saved register/Frame pointer
x9	s1	Saved Register

.....continued

Register	ABI Name	Description
x10–x11	a0–a1	Function arguments/Return values
x12–x17	a2–a7	Function arguments
x18–x27	s2–s11	Saved registers
x28–x31	t3–t6	Temporary registers

## 4.5 Machine Control and Status Registers

As the core only supports the Machine mode, it only needs to implement a small subset of the machine mode registers defined in the RISC-V privileged architecture. The remaining registers and bits of registers are addressable, and are hard-coded as defined by the privileged architecture specification.

The following table lists the implemented CSRs.

**Table 4-2. mvendorid CSR (0xF11)**

Bits	31:0
Field	Vendor ID
R/W	RO
Reset	Preset value = <code>I_core_vendorid</code>

The vendor ID CSR reads the value defined by the `I_core_vendorid` constant configured at build time.

**Table 4-3. marchid CSR(0xF12)**

Bits	31:0
Field	Architecture ID
R/W	RO
Reset	Preset value = <code>I_core_marchid</code>

**Table 4-4. mimpid CSR(0xF13)**

Bits	31:0
Field	Implementation ID
R/W	RO
Reset	Preset value = <code>I_core_mimpid</code>

**Table 4-5. mhartid CSR(0xF14)**

Bits	31:0
Field	Hart ID
R/W	RO
Reset	Preset value = <code>I_hart_id</code>

**Table 4-6. mstatus CSR(0x300)**

Bits	31	30:23	22	21	20	19	18	17
Field	SD	—	TSR	TW	TVM	MXR	SUM	MPRV
R/W	RO	WPRI	RO	RO	RO	R RO	RO	RO
Reset	—	—	—	—	—	—	—	—

Bits	6:15	4:13	2:11	10:9	8	7	6	5	4	3	2	1	0
Field	XS	FS	MPP	—	SPP	MPIE	—	SPIE	UPIE	MIE	—	SIE	UIE
R/W	RO	R0	RO	WPRI	RO	RW	WPRI	RW	RO	RO	WPRI	RO	RO
Reset	—	—	3	—	—	—	—	—	—	0	—	—	—

This core only supports the machine mode. It only implements the mie and mpie bits as actual read-write register bits. The MPP is always hardwired to 3 as it can only be Machine mode. The remaining bits are tied off to 0.

When the status register is read using the supervisor, or user mode alias (sstatus(0x100) and ustatus(0x000) respectively), they can still be accessed without an illegal instruction exception, as these registers are accessible from machine mode. However, only the supervisor and user mode bits are available in sstatus, and only the user bits are available in ustatus. Therefore, in both cases all bits read as 0 and not be writable.

The MPP is always in the machine mode (that is, 3) as the core only supports machine mode. The MIE is architecturally defined to reset to 0. All other bits do not have a defined reset value.

The XS is currently not implemented. The SD bit reflects the state of the XS field (the core does not support floating point instructions. Therefore, FS is always == 0).

**Table 4-7. misa CSR (0x301)**

Bits	31:30	29:26	25:0
Field	Base ISA	—	Extension
R/W	RO	WPRI	RO

**Note:** Base ISA is RV32 = 2'b01.

According to the RISC-V architecture, misa might optionally be implemented as a RW register to allow the supported base ISA and extensions to change. However, in this core, it is implemented as hardwired read-only, as these decisions are build time configuration options.

**Table 4-8. misa CSR Extension Bit Description**

Bit	Character	Description	MIV_RV32 Implementation
0	A	Atomic extension	0
1	B	Bit manipulation extension	0
2	C	Compressed extension	Configuration option
3	D	Double-precision floating-point extension	0
4	E	RV32E base ISA	0
5	F	Single-precision floating-point extension	0
6	G	Additional standard extensions present	0
7	H	Hypervisor mode implemented	0
8	I	RV32I/64I/128I base ISA	1

.....continued

Bit	Character	Description	MIV_RV32 Implementation
9	J	Dynamically translated languages extension	0
10	K	Reserved	0
11	L	Tentatively reserved for Decimal Floating-Point extension	0
12	M	Integer Multiply/Divide extension	Configuration option
13	N	User-level interrupts supported	0
14	O	Reserved	0
15	P	Packed-SIMD extension	0
16	Q	Quad-precision floating-point extension	0
17	R	Reserved	0
18	S	Supervisor mode implemented	0
19	T	Tentatively reserved for Transactional Memory extension	0
20	U	User mode implemented	0
21	V	Vector extension	0
22	W	Reserved	0
23	X	Non-standard extensions present	0
24	Y	Reserved	0
25	Z	Reserved	1 (for support of Zicsr and ZFencei)

**Table 4-9.** mie CSR (0x304) Machine Interrupt Enable Register

Bits	31	30	29:24				23:18		17		16	
Field	—	OPSRV_IRQ_IE	MSYS_EIE				—	—	MGECIE	—	MGEUIE	—
R/W	RO	RW	RW				WPRI	WPRI	RW	WPRI	RW	WPRI
Reset	—	—	—				—	—	—	—	—	—

Bits	15:12	11	10	9	8	7	6	5	4	3	2	1	0
Field	—	MEIE	—	—	—	MTIE	—	—	—	MSIE	—	—	—
R/W	WPRI	RW	WPRI	RO	RO	RW	WPRI	RO	RO	RW	WPRI	RO	RO
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—

**Table 4-10.** mip CSR (0x344) Machine Interrupt Pending Register

Bits	31	30	29:24				23:18		17		16	
Field	—	OPSRV_IRQ_IE	MSYS_EIP				—	—	MGECIP	—	MGEUIP	—
R/W	RO	RW	RW				WPRI	WPRI	RO	RO	RO	RO
Reset	—	—	—				—	—	—	—	—	—

Bits	15:12	11	10	9	8	7	6	5	4	3	2	1	0
Field	—	MEIP	—	—	—	MTIP	—	—	—	MSIP	—	—	—

<b>.....continued</b>															
Bits	15:12	11	10	9	8	7	6	5	4	3	2	1	0		
R/W	WPRI	RO	WPRI	RO	RO	RO	WPRI	RO	RO	RO	WPRI	RO	RO		
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—		

**Table 4-11. Interrupt Bit Description**

Name	Description
MSI	Software interrupt
MTI	Timer interrupt
MEI	External interrupt
MGEUI	GPR ECC uncorrectable error. Exists if ECC is enabled, otherwise 0.
MGECI	GPR ECC correctable error. Exists if ECC is enabled, otherwise 0.
MSYS_EI[5:0]	System external interrupts. Exists if external interrupts are enabled.

When the **ie** register is read using the supervisor, or user mode alias (**sie**(0x104) and **uie**(0x004) respectively, and similarly for ip (**sip**(0x144) and **uip** (0x044)), they can still be accessed without an illegal instruction exception, as these registers are accessible from machine mode. However, only the Supervisor and the User mode bits are available in **sie**/**sip**, and only the user bits in **uie**/**uips**. Therefore, in both cases all bits read as 0 and are not writable.

**Table 4-12. mtvec CSR (0x305)**

Bits	31:2	1:0
Field	Exception vector base	mode
R/W	The mtvec exception base vector is a read/write RW register.	RW
Reset	The reset value is not defined.	2'b00 (direct mode) 2'b01 (vectored mode)

**Table 4-13. mepc CSR (0x341)**

Bits	31:0
Field	Machine exception program counter
R/W	RW
Reset	—

**Note:** **mepc[0]** is always 0. Therefore, it is hardwired 0.

**Table 4-14. mcause CSR (0x342)**

Bits	31	30:0
Field	Interrupt	Exception code
R/W	RW	RW
Reset	0	0

The exception codes are as defined in the RISC-V privileged architecture. The core implements the architecturally defined trap codes and additional custom trap codes as described in the following table. Therefore, only code[4:0] is implemented as register bits, the remaining bits are hardwired to 0. The italicized interrupts and exceptions in the following table are non-standard custom traps defined.

**Table 4-15. mcause Exception Codes**

Interrupt	Exception code	Description
1	3	MSI [Highest priority]
1	7	MTI
1	11	MEI
1	16	<i>MGEUI</i>
1	17	<i>MGECI</i>
1	24–29	<i>MSYS_EI0-MSYS_EI5</i>
1	30	<i>OPSRV IRQ</i>
0	3	Trigger breakpoint
0	2	Illegal instruction
0	0	Instruction address misalign
0	11	M env-call
0	3	Breakpoint
0	6	Store address misaligned
0	4	Load address misaligned
0	24	<i>Instruction fetch read bus error</i>
0	25	<i>Instruction fetch read parity error</i>
0	26	<i>Data load bus error</i>
0	27	<i>Data load parity error [Lowest priority]</i>

The **mcause** register is reset to 0 following hard or soft reset.

**Table 4-16. mtval CSR (0x343)**

Bits	31:0
Field	mtval
R/W	RW
Reset	x

**Table 4-17. MVAL Value Following Trap Taken**

Interrupt/exception cause	MVAL
MSI [Highest priority]	0
MTI	0
MEI	0
MGEUI	0
MGECI	0

.....continued

Interrupt/exception cause	MTVAL
MICNT	0
MCCNT	0
MHCNT	0
MSYS_EI0-MSYS_EI7	0
Trigger breakpoint	Program counter of the instruction retiring
Illegal instruction	Encoding of instruction retiring
Instruction address misalign	Program counter of the instruction retiring
M env-call	0
Breakpoint	Program counter of the instruction retiring
Store address misaligned	Store address of faulting access
Load address misaligned	Load address of faulting access
Instruction fetch read bus error	Program counter of the instruction retiring
Instruction fetch read parity error	Program counter of the instruction retiring
Data load bus error	Load address of faulting access
Data load parity error [Lowest priority]	Load address of faulting access

**Table 4-18. mscratch CSR (0x340)**

Bits	31:0
Field	mscratch
R/W	RW
Reset	—

**Table 4-19. time CSR (0xC01)**

Bits	31:0
Field	time[31:0]
R/W	RO
Reset	x

**Table 4-20. timeh CSR (0xC81)**

Bits	31:0
Field	timeh[63:32]
R/W	RO
Reset	x

Time is a read-only user CSR.

## 4.6 Debug Module

The MIV\_RV32 debug module is implemented in compliance with the RISC-V External Debug Support specification v0.13.2. The debug module consists of the following three main blocks:

- Debug Transfer module with an interface module DMI
- Debug Unit—abstract command based with System Bus Access
- Hart Debug Logic—debug CSR's and halt or run logic

### 4.6.1 Debug Transport Module

An external debugger communicates with the core's debug sub-system through a JTAG interface with a Test Access Port (TAP) controller. The TAP Controller Instruction Register has a length of five bits. Upon reset, its value is 0x01, selecting the IDCODE instruction. The following table lists the full instruction set.

**Table 4-21. TAP Controller Instructions**

Address	Mnemonic	Full name
0x00	—	Reserved
0x01	IDCODE	IDCODE
0x02–0x03	—	Reserved
0x04	—	Reserved
0x05–0x0F	—	Reserved
0x10	DTMCS	DTM Control and Status
0x11	DMI_ACCESS (DMI)	Debug Module Interface Access
0x12–0x1E	—	Reserved
0x1F	BYPASS	BYPASS instruction

Internal connection between TAP and DM is a form of serial scan interface. Source and destination of the TAP controller scan interface are in different clock domains. The TAP runs in the JTAG's TCK clock domain, whereas the DM are in the system clock domain. Therefore, the TAP controller scan interface must pass through a clock domain crossing process.

Using the Debug Module Interface (DMI), the debug module (DM) exposes a standard register interface to the core's debug features:

- Run control of the core's single hart
- Access to its internal registers (GPRs and CSRs)
- Access to its memory space

### 4.6.2 Debug Unit

The Debug module implementation is abstract command based for GPR or CSR access and uses system bus access to perform read or write operations to memory locations. The following table lists the registers implemented in Debug module.

**Table 4-22. Debug Module Registers**

Address	Mnemonic	Full name
0x00–0x03	—	Reserved
0x04	DATA0	Abstract Data 0
0x05	—	Abstract Data 1, not implemented
0x06–0x0F	—	Reserved

.....continued

Address	Mnemonic	Full name
0x10	DMCONTROL	Debug Module Control
0x11	DMSTATUS	Debug Module Status
0x12	—	Reserved
0x13	HALTSUM1	Halt Summary 1 (single bit)
0x14–0x15	—	Reserved
0x16	ABSTRACTCS	Abstract Control and Status
0x17	COMMAND	Abstract Command
0x18	—	Abstract Command Autoexec, not implemented
0x19	—	Configuration String Pointer, not implemented
0x1A–0x37	—	Reserved
0x38	SBCS	System Bus Access Control and Status
0x39	SBADDRESS	System Bus Address [31:0]
0x3A–0x3B	—	Reserved
0x3C	SBADATA	System Bus Data [31:0]
0x3D–0x3F	—	Reserved
0x40	HALTSUM0	Halt Summary 0 (single bit)
0x41–0x7F	—	Reserved

#### 4.6.3 Hart Debug Logic

The MIV\_RV32 hart implements the halt\run logic and required debug CSR registers.

Two debug CSRs: DCSR, and DPC are accessible using the abstract debug commands when in Debug mode.

**Table 4-23. Debug Control and Status Registers**

Address	Mnemonic	Full name
0x7B0	DCSR	Debug Control and Status
0x7B1	DPC	Debug PC
0x7B2 – 0x7BF	—	Reserved

##### 4.6.3.1 Debug Control and Status CSR (DCSR–0x7B0)

The following table lists the debug control and status registers.

**Table 4-24. Debug Control and Status Registers**

Bits	Name	Access	Reset Value	Description
31:28	xdebugver	RO	4	The value of the field (4) indicates that the debug support exists as described in the <i>RISC-V Debug Spec version 0.13</i> .
27:16	rsrv3	RO	0	Reserved for future use.

.....continued

Bits	Name	Access	Reset Value	Description
15	ebreakm	RW	0	<p>Encoding:</p> <ul style="list-style-type: none"> <li>• 0 - ebreak instructions in M-mode behave as described in the Privileged Specification.</li> <li>• 1 - ebreak instructions in M-mode enter Debug mode (Soft Breakpoint).</li> </ul>
14:12	rsrv2	RO	0	Reserved for future use. (Supervisor/User modes not supported).
11	stepie	RW	0	<p>Encoding:</p> <ul style="list-style-type: none"> <li>• 0 - Interrupts are disabled during single stepping.</li> <li>• 1 - Interrupts are enabled during single stepping.</li> </ul> <p>The debugger must not change the value of this bit while the hart is running.</p>
10:9	rsrv1	RO	0	Reserved for future use. (system counter/timer halting not supported).
8:6	cause	RO	0	<p>Explains why Debug mode was entered. When there are multiple reasons to enter Debug mode in a single cycle, hardware should set cause to the cause with the highest priority. Encoding:</p> <ol style="list-style-type: none"> <li>1. An ebreak instruction was executed (priority 3);</li> <li>2. The trigger module caused a breakpoint exception (priority 4, highest);</li> <li>3. The debugger requested entry to Debug mode using haltreq (priority 1);</li> <li>4. The hart single stepped because step was set (priority 0, lowest); Other values are reserved for future use.</li> </ol>
5:3	rsrv0	RO	0	Reserved for future use (mprven or nmip not supported).
2	step	RW	0	<p>When set and not in Debug mode, the hart only executes a single instruction and then enters debug mode. If the instruction does not complete due to an exception, the hart immediately enters the Debug mode before executing the trap handler, with appropriate exception registers set. The debugger must not change the value of this bit while the hart is running.</p>
1:0	prv	RW	3	Contains the privilege level the hart was operating in when debug mode was entered. The Mi-V debug has the field hardwired to 3. Only machine mode is supported.

#### 4.6.3.2 Debug Program Counter CSR (DPC–0x7B1)

Upon entry to debug mode, DPC is updated with the virtual address of the next instruction to be executed. The following table lists the behavior.

**Table 4-25. DPC CSR Address Behavior**

Cause	Virtual Address in DPC
ebreak	Address of the ebreak instruction.
Single step	Address of the instruction that would be executed next, that is, PC + 4 or the destination PC, if jumps/branches taken.
Halt request	Address of the next instruction to be executed at the time that debug mode was entered.

When resumed, the hart's PC is updated to the virtual address stored in DPC. A debugger might write DPC to change where the hart resumes.

**Table 4-26. DPC CSR Register**

Bits	Name	Access	Reset Value	Description
31:0	dpc	RW	—	Field contains the debug PC value.

## 4.7 Trigger Unit

The MIV\_RV32 core supports basic hardware trigger functionality. The Trigger Unit is only active in configurations where the Debug module is present. There is a single hardware trigger, which can be set to fire on the execution of instructions at a given memory address. Once the trigger fires, the core enters Debug mode and halts. Breakpoint exceptions are not supported. The following tables list and describe the implemented trigger registers.

**Table 4-27. Trigger Registers**

Address	Mnemonic	Full Name
0x7A0	TSELECT	Trigger select
0x7A1	TDATA1/MCONTROL	Trigger data 1 or Match control
0x7A2	TDATA2	Trigger data 2
0x7A3–0x7BF	—	Reserved

### 4.7.1 Trigger Data 1/Match Control

**TDATA1/MCONTROL Register**

Bits	Name	Access	Reset Value	Description
31:28	type	RW	2	This bit field is described as a part of the TDATA1 register. As MCONTROL is only implemented this field is hardwired to 4'h2.
27	dmode	RO	0	This field is Hard encoded, tied 1. Only Debug mode can write TDATA registers at the selected TSELECT. Writes from the Machine mode are ignored.
26:21	rsv1	RO	0	Reserved for future use. Maskmax = 0, sizehi = 0 (only Xlen =32 supported)
20	hit	RO	0	The hardware sets this bit when the given trigger matches. The trigger's user can set or clear it at any time. It determines the matching trigger(s).
19	select	RO	0	This bit is hardwired to 0, so that the trigger performs a match only on the virtual address.

<b>.....continued</b>				
<b>Bits</b>	<b>Name</b>	<b>Access</b>	<b>Reset Value</b>	<b>Description</b>
18	timing	RO	0	The bit is hardwired to 0, so that the action for this trigger is taken just before the instruction that triggered it is executed, but after all preceding instructions are committed.
17:16	sizelo	RO	0	The field is hardwired to zero. The trigger attempts to match against an access of any size.
15:12	action	RO	0	Hard Encoded, tied 1. When the trigger fires, Debug Mode is entered.
11	chain	RO	0	Hard Encoded, tied 0: When this trigger matches, the configured action is taken.
10:7	match	RO	0	Hard Encoded, tied 0: matches when the value equals TDATA2.
6	m	RO	0	Hard Encoded, tied 1: trigger enabled in the Machine mode.
5:3	rsv0	RO	0	Reserved for future use.
2	execute	RW	0	When set, the trigger fires on the virtual address of an instruction that is executed.
1	store	RO	0	Not used, tied 0.
0	load	RO	0	Not used, tied 0.

#### 4.7.2 Trigger Select

This register determines which trigger is accessible through the other trigger registers. The set of accessible triggers begin at 0, and are contiguous. In this instance, a single trigger is implemented as listed in the following table.

**Table 4-28. TSELECT Register**

<b>Bits</b>	<b>Name</b>	<b>Access</b>	<b>Reset Value</b>	<b>Description</b>
31:1	rsv0	RO	0	Reserved for future use
0	index	RO	0	This field determines which trigger is accessible through the other registers. An index of 1 is supported in this instance.

#### 4.7.3 Trigger Data 2


**Table 4-29. TDATA2 Register**

<b>Bits</b>	<b>Name</b>	<b>Access</b>	<b>Reset Value</b>	<b>Description</b>
31:0	data	RW	—	The field contains trigger-specific data.

## 4.8 Memory Map


The memory map of the core is highly configurable. The GPRs, CSRs, and debug registers are contained in the reserved range. The OPSRV Register is memory mapped to 0x6000. The optional 64-bit timecmp register is mapped to 0x0200\_4000. The mtime pre-scaler is mapped to 0x0200\_5000. The 64-bit mtime register is mapped to 0x0200\_BFF8. The following figure shows the memory map.

**Figure 4-1. Memory Map**




The following figure shows the default memory map for the core.

**Figure 4-2. Default Memory Map**



The following figure shows a memory map using the full accessible range.

**Figure 4-3. Example System Memory Map**



## 4.9 Subsystem Restrictions

Very few restrictions are placed on the configuration of this core. Interface slots and TCM must have a start address  $\geq$  0x1000\_0000 and cannot have overlapping start and end addresses. These rules are enforced by the core configurator. The TAS can have an address anywhere in this accessible range, but the TCM must be within this address space to be accessed.

## 4.10 Exceptions

The core handles all exceptions. The core can be configured to handle interrupts in a vectored or non-vectored mode, with faults causing the PC to jump to mtvec, regardless of vectored or non-vectored mode.

### 4.10.1 Vectored and Non-Vectored Interrupts

In the Vectored mode, the BASE field in the mtvec register is configured to reset vector + 0x04. Each interrupt makes the PC to jump to a vector location determined by the mcause value.

In the Non-vectored mode, the mtvec is a RW register. All the interrupts make the PC to jump to the fixed value determined by the mtvec register. The cause of the exception can then be determined by checking the value in the mcause register. The default value of the mtvec register in this case is reset vector + 0x04.

The implementation is in accordance with the *section 3.1.12 of the privileged specification*.

### 4.10.2 Nested Interrupts

Nested interrupts are supported and interrupts can be re-enabled during an ISR by setting the mie bit in the mstatus register. This bit is automatically un-set when taking an interrupt, and is re-enabled when an mret instruction is executed.

### 4.10.3 Available Interrupts

The following interrupts are available to generate exceptions:

- External
- Software

- Timer
- GPR ECC uncorrectable
- GPR ECC correctable
- Custom external x 6
- OPSRV register

The OPSRV register interrupt is triggered by any of the following interrupts present in the OPSRV register:

- TCM ECC correctable error
- TCM ECC uncorrectable error
- AXI write error

The external interrupt is used as an input to the core. The software interrupt is internally connected to bit[1] of the OPSRV soft register and writing a 1 to this bit causes a soft interrupt. The timer interrupt can be internally connected to a counter and time compare register, which generates periodic interrupts, or a counter input can be made available as a top-level input to the core and the compare register. The six custom external interrupts are available as inputs to the core. The OPSRV register interrupt is internally connected to the OR'd outputs of the interrupts available in the OPSRV pending register.

#### 4.10.4 Interrupt Handling

When an exception is generated in non-vectored mode, the PC jumps to mtvec. Once there, the register states can be pushed to the stack. The cause of the exception determined, if it is not a fault, can be handled and register states restored. An mret instruction sets the PC to the value of the next instruction following when the exception was taken and re-enables interrupts. This ISR is used in the Microchip RISC-V HAL.

#### 4.10.5 Vectored Interrupt Offsets and Exception Priorities

When an exception is generated in vectored mode, the PC jumps to the defined address for each interrupt source with a defined priority. The following table lists the defined priorities.

**Table 4-30. Vectored Interrupt Offsets and Exception Priorities**

Priority	Exception Source	Start Address from MTVEC	End Address from MTVEC
Highest	Software interrupt	0xC	0x1B
	Timer interrupt	0x1C	0x2B
	External interrupt	0x2C	0x3B
	GPR ECC uncorrectable error interrupt	0x3C	0x4B
	GPR ECC correctable error interrupt	0x4C	0x5B
	Custom external interrupt 0	0x60	0x63
	Custom external interrupt 1	0x64	0x67
	Custom external interrupt 2	0x68	0x6B
	Custom external interrupt 3	0x6C	0x6F
	Custom external interrupt 4	0x70	0x73
	Custom external interrupt 5	0x74	0x77
	OPSRV interrupt	0x78	0x8B
Lowest	Fault	0x0	0xB

#### 4.10.6 OPSRV Register Interrupts

The OPSRV register interrupt handler manages the following interrupts.

- TCM ECC correctable error
- TCM ECC uncorrectable error

- AXI Write response error

When any of the `OPSRV` register interrupts are triggered, the `OPSRV` interrupt to the core asserts and remains asserted until the interrupt is handled.

Each interrupt has an enable bit in the `OPSRV` Register Interrupt Enable register addressed at 0x6010:

**Table 4-31. OPSRV Interrupt Enable Register**

Bit	Interrupt Enabled
0	TCM ECC correctable error
1	TCM ECC uncorrectable error
4	AXI write response error

Each interrupt has a pending bit in the `OPSRV` Register Interrupt Pending Register addressed at 0x6014:

**Table 4-32. OPSRV Interrupt Pending Register**

Bit	Interrupt Pending
0	TCM ECC correctable error
1	TCM ECC uncorrectable error
4	AXI write response error

The interrupt pending register of the `OPSRV` register should be read to determine which interrupt occurred causing the `OPSRV` register interrupt to assert. Interrupts from the `OPSRV` register can be cleared by writing to the corresponding interrupt pending bit in the interrupt pending register. The priority with which `OPSRV` register interrupts are serviced is defined by the software.

The soft interrupt is also contained within the `OPSRV` register, but not managed in the same way as the TCM, ECC, or AXI interrupts. It is bit[1] in the `OPSRV` soft register addressed at 0x6020. Writing a 1 to this bit causes a soft interrupt to occur. It can be cleared by writing a 0 to the bit.

## 4.11 OPSRV Register

The offload processor subsystem interfaces with the hart and provides an interconnect for the interfaces. The `TAS`, `TCM`, and `OPSRV` registers are accessed by the hart. The following table lists the several additional configuration registers of the `OPSRV` register for features of the core.

**Table 4-33. opsrv\_cfg (0x6000)**

Bits	31:1	0
Field	—	<code>opsrv_parity_en</code>
R/W	R0	RW
Reset	—	0

Setting the `opsrv_parity_en` bit enables parity checking on TCM and interface transactions. Data in the TCM must be written with parity when this feature is enabled, and bus parity must be generated by peripherals connected to the core. In this release of the core, the parity enable register has been tied to 0, as parity is not being supported.

**Table 4-34. opsrv\_irq\_en (0x6010)**

Bits	31:5	4	3:2	1	0
Field	—	AXI write response err irq en	—	TCM ECC uncorrectable err irq en	TCM ECC correctable err irq en
R/W	R0	RW	R0	RW	RW

<b>.....continued</b>					
Bits	31:5	4	3:2	1	0
Reset	—	0	0	—	0

This register contains the enable bits for each of the OPSRV interrupts. Setting any of the available interrupt bits allows that interrupt to assert `opsrv_irq`. Machine interrupts still needs to be enabled.

**Table 4-35. `opsrv_irq_pend` (0x6014)**

Bits	31:5	4	3:2	1	0
Field	—	AXI write response err irq pend	—	TCM ECC uncorrectable err irq pend	TCM ECC correctable err irq pend
R/W	R0	RW	R0	RW	RW
Reset	—	0	0	—	0

This register contains the pending bits for each of the OPSRV interrupts. When any of these bits assert, the `opsrv_irq` is triggered, if the corresponding enable bit is set. Writing a 1 to any set bit clears it.

**Table 4-36. `opsrv_soft_reg` (0x6020)**

Bits	31:3	2	1	0
Field	—	core_gpr_ded_reset	soft_irq	soft_rst
R/W	R0	RW	RW	RW
Reset	0	0	0	0

Setting the `soft_irq` bit in this register causes a soft interrupt to be triggered in the core. The machine interrupts and the software interrupt must be enabled for this interrupt to be taken. Writing 0 to this bit clears it. Setting the `soft_rst` bit causes a CPU soft reset. This bit unsets after 1 clock cycle to prevent lockup.

The `core_gpr_ded_reset` is set, when the core has reset due to GPR DED error, when ECC is enabled. It can be cleared by writing 0 to the bit.

## 4.12 BOOT ROM

An optional Boot ROM feature is available for this core. Once enabled in the GUI, on reset, the core copies data from a memory mapped source memory into a destination memory location and then the core will boot from the destination memory location. The source start or end addresses and the destination start address can be provided through GUI inputs. If the RECONFIG\_BOOTROM option is enabled, then the addresses become software reconfigurable, which can be used with a soft reset to reboot and run alternative code. The BOOT ROM associated address registers are listed in the following table.

**Table 4-37. `src_start_addr` (0xA100)**

Bits	31:0
Field	src_start_addr
R/W	RW
Reset	Last written value

**Table 4-38. `src_end_addr` (0xA104)**

Bits	31:0
Field	src_start_addr

.....continued

<b>Bits</b>	31:0
R/W	RW
Reset	Last written value

Table 4-39. destination\_addr (0xA108)

<b>Bits</b>	31:0
<b>Field</b>	destination_addr
R/W	RW
Reset	Last written value

## 4.13 MTIME

The MTIME is an optional block for this core. It contains a compare register (`mtimecmp`), which sources a time count from an external source (`TIME_COUNT`) or an internal counter (`mtime`).

Table 4-40. mtimecmp (0x200\_4000)

<b>Bits</b>	31:0
<b>Field</b>	mtimecmp
R/W	RW
Reset	FFFF_FFFF

Table 4-41. mtimecmph (0x200\_4004)

<b>Bits</b>	31:0
<b>Field</b>	mtimecmph
R/W	RW
Reset	FFFF_FFFF

The `mtimecmp` and `mtimecmph` registers contain the time value that triggers a timer interrupt to the core. When `mtime` is greater than or equal to this value, an interrupt is generated to the core. The machine interrupts and timer interrupts must be enabled for this interrupt to be taken.

Table 4-42. mtime\_prescaler (0x200\_5000)

<b>Bits</b>	31:0
<b>Field</b>	mtime_prescaler
R/W	RO
Reset	Value set from core configurator

The `mtime` prescaler register is read only and populated with the `mtime` prescaler value set in the core configurator. This register exists to indicate the configured prescaler value for `mtime` relative to the system clock.

**Table 4-43. mtime (0x200\_BFF8)**

<b>Bits</b>	31:0
<b>Field</b>	mtime
<b>R/W</b>	RW
<b>Reset</b>	0

**Table 4-44. mtimeh (0x200\_BFFC)**

<b>Bits</b>	31:0
<b>Field</b>	mtimeh
<b>R/W</b>	RW
<b>Reset</b>	0

The `mtime` and `mtimeh` registers contain the time value.

The `mtimecmp` register is 64-bits wide and initialized to a value of `0xFFFF_FFFF_FFFF_FFFF`. The `mtime` register is also a 64-bit value and is initialized to `0x0`. It is incremented by an internal counter, if selected from the configurator or from a 64-bit `TIME_COUNT` input to the core. Once `mtime ≥ mtimecmp`, a timer interrupt is generated to the core. This interrupt is serviced only if machine interrupts and the timer interrupt are enabled.

The lower 32 bits of the `mtimecmp` register can be written as follows:

C:

```
int *time_cmp_addr;
time_cmp_addr = 0x02004000;
*time_cmp_addr = time_count; // time_count is the value written to the timecmp register
```

The upper 32 bits of the `mtimecmp(mtimcmph)` register can be written as follows:

C:

```
int *time_cmph_addr;
time_cmph_addr = 0x02004004;
*time_cmph_addr = time_count; // time_count is the value written to the timecmp register
```

**Note:** On first use of the system timer interrupt, the `timecmp` and `timcmph` reset values are `0xFFFF_FFFF`. These values generate an interrupt and should be set by the user as well.

The `mtime` register can also be written by using the following code. The lower 32 bits of the `mtime` register can be written as follows:

C:

```
int *time_addr; time_addr = 0x02004BFF8;
*time_addr = time_count; // time_count is the value written to the time register
```

The upper 32 bits of the `mtime(mtimeh)` register can be written as follows:

C:

```
int *time_addr; timeh_addr = 0x02004BFFC;
*timeh_addr = time_count; // time_count is the value written to the time register
```

**Note:** Ensure that an overflow situation must not occur when using the `mtime` compare register. For example, with a prescaler of 50 and a 50 MHz system clock, it takes approximately 500,000 years to reach overflow. However, if a lower prescaler value is set, this occurs sooner, or the software must have appropriate handling in place to prevent an overflow situation.

For example:

```
mtime value == 0xFFFF_FFFF_FFFF_FFF0
```

An interrupt is required in 0xFFFF cycles of mtime. This occurs when:

```
mtime value == 0x0000_0000_0000_FFF0
```

Setting an mtimecmp value == 0x0000\_0000\_0000\_FFF0 causes an immediate interrupt, as mtime is greater than mtimecmp. To resolve this, mtime and mtimeh should first be written with 0x0 and an mtimecmp value of 0xFFFF must be set.

## 4.14 ECC

Error Correcting Codes (ECC) can be enabled for the core through the configurator. They encode parity with data in RAM and can correct single bit errors and detect double bit errors, Single Error Correct Double Error Detect (SECDED).

If RAM based GPRs are used (default) and ECC is enabled, a fabric encoder and decoder is instantiated for the RAM. If the TCM is used, an encoder and decoder is also instantiated for the memory when ECC is enabled.

When ECC is enabled for the GPRs, the core are held in soft reset for several cycles on start-up, while the GPRs are initialized to 0. This prevents erroneous SECDED errors on uninitialized RAM.

If a double bit error is detected from a GPR, the core automatically initiates a soft reset and the GPRs are reinitialized before start-up. This prevents bad data from the GPR being used. In the event of a DED, soft reset bit[2] of the OPSRV Soft register sets to indicate that the core has recovered from a double bit error and this bit can be cleared by writing to it. The individual machine ECC interrupts have to be enabled for an ECC error to be handled, but the soft reset occurs on a DED regardless of the interrupts being enabled.

When ECC is enabled for the TCM, ECC bit is not initialized. This process must be undertaken in software before enabling the TCM ECC interrupts in the OPSRV register.

Sample code to initialize the TCM to 0:

C:

```
volatile uint32_t *tcm_addr;
tcm_addr = 0x40000000; // Memory mapped start address of TCM
uint32_t tcm_end_addr = 0x40002000; // Memory mapped end address of TCM
while (tcm_addr != tcm_end_addr){ // loop until end is reached
    *tcm_addr = 0x0; // write 0 to memory location tcm_addr = tcm_addr + 0x1; // increment pointer
}
```

Sample code to scrub the TCM and generate parity for initialized memory: C:

```
volatile uint32_t *tcm_addr;
tcm_addr = 0x40000000; // Memory mapped start address of TCM
uint32_t tcm_end_addr = 0x40002000; // Memory mapped end address of TCM
while (tcm_addr != tcm_end_addr){
    *tcm_addr = *tcm_addr; tcm_addr = tcm_addr + 0x1;
}
```

Programming the TCM through the TAS also generates parity if ECC is enabled.

## 5. Tool Flow

### 5.1 License

This core is released under the Apache 2.0 license and is freely available through Libero.

#### 5.1.1 RTL


Complete Verilog source code is provided for the core. The core can be readily instantiated within SmartDesign. Simulation, synthesis, and layout can be performed within Libero SoC.

### 5.2 SmartDesign

The MIV\_RV32 is pre-installed in the SmartDesign IP deployment design environment. The core is available from the Libero catalog.

For more information on using SmartDesign to instantiate and generate cores, see the *Using DirectCore in Libero SoC User Guide*.

Figure 5-1. SmartDesign MIV\_RV32 Instance Views




### 5.3 Configuring MIV\_RV32

The core is configured using the configuration GUI within SmartDesign, as shown in the following figure.

**Note:** Leading zeros are suppressed. For example, 0x8000 0000 is displayed as 0x8000 0x0. The reset vector is word-aligned.

**Figure 5-2. Configuration GUI for MIV\_RV32 in SmartDesign**



### 5.3.1 Extension Options

Under the Extension Options heading, the core can be configured to use a combination of the following RISC-V standard extensions:

- I—Base Integer instruction set
- M—Multiply and Divide instruction set (optional)
- C—Compressed instruction set (optional)

The core Multiplier can be set to either use the Fabric Multiplier or the MACC multiplier:

- Fabric—multiply operations complete in 32 clock cycles.

- 
- MACC (Non-pipelined)—multiply operations complete in one clock cycle. However, the maximum operating frequency of the processor decreases in comparison to the fabric multiplier.
  - MACC (Pipelined)—multiply operations complete in typically one extra clock cycle. The maximum operating frequency of the processor increases in comparison to the non-pipelined MACC multiplier.

### 5.3.2 Interface Options

Under the Interface Options heading, the core can be configured to use the following bus interfaces:

- AHB master: AHBLite
- APB master: APB 3.0
- AXI master: AXI3 or AXI4

The option to configure these interfaces as mirrored slaves is available. This option allows a single slave component (for example, RAM or UART) to be connected directly to the interface at the start address, without the need for a bus master.

### 5.3.3 Reset Vector Address

Under the Reset Vector Address heading, the reset vector address of the core can be configured. The default boot address is 0x8000\_0000. The code that runs from initialized memory must be built using the correct linker script. For example, in the RISC-V HAL, which can be generated from the Firmware catalog, there are two example linker scripts: `Microsemi-riscv-ram.ld` and `Microsemi-riscv-ilgo02.ld`.

`Microsemi-riscv-ram.ld` is configured for a single memory at address 0x8000\_0000 in Random Access Memory (RAM), such as DDR or LSRA. The `Microsemi-riscv-ilgo02.ld` is configured to use NVM (ROM) at address 0x6000\_0000 and RAM at 0X8000\_0000. To boot from initialized memory on power-up, the reset vector and RAM start address in the linker script must match, otherwise, the core will not boot as expected.

### 5.3.4 Interrupt Options

Under the Interrupt Options heading, up to six optional external interrupts are available alongside the standard external interrupt.

### 5.3.5 TCM Options

Under the TCM Options heading, the option to enable TCM along with the additional option to enable a TAS is available. This option allows reading and writing to the TCM by an external core over the APB Interface. The TCM depth is limited to a maximum of 256 Kbytes. TCM depth is determined by the address space allocated in the interface memory mapping configuration.

### 5.3.6 Other Options

Under the Other Options heading, the option to enable register forwarding is available. This option increases the area and decreases the maximum operating frequency of the system, while increasing the core performance.


Option to enable ECC is available, which instantiates fabric ECC encoding and decoding logic for the TCM and GPRs, if they are RAM based.

Debug option to enable or disable the JTAG debug feature is also available.

### 5.3.7 Memory Map Tab

The address range for each interface can be configured through the core configurator's memory map tab. The following figure shows the default address ranges used for each interface.

**Figure 5-3. Memory Map GUI for MIV\_RV32 in SmartDesign**



In the event of an overlap conflict between address ranges, the configurator displays a warning and does not generate the core until the conflict is resolved.

## 5.4 Debugging

The CoreJTAGDebug v3.1.100 or later, is used to enable debugging of MIV\_RV32. This is available in the Libero Catalog.


**Note:** Ensure that the TRST polarity is configured for active low operation as per the MIV\_RV32 requirements.

## 5.5 Simulation Flows

The user testbench for MIV\_RV32 is not included in this release.

The MIV\_RV32 RTL can be simulated using a standard Libero generated HDL testbench. An example subsystem is shown in the following figure. A hex file found in the Debug or Release folders generated by SoftConsole is needed for this method. When the hex file is generated, remove the first line before importing it into memory. The `RESET_VECTOR` of the MIV core is set to `0x8000_0000`. Therefore, it boots from the `LSRAM_0`. Using this design, the MIV core can be simulated.

**Figure 5-4. Example Subsystem**



## 5.6 Synthesis in Libero

To run synthesis on the core, set the SmartDesign sheet as the design root and click **Synthesize** in the Libero SoC.

## 5.7 Place-and-Route in Libero


After the design is synthesized, run the compilation and the place-and-route tools. Click the **Layout** icon in Libero SoC to invoke designer.

## 6. System Integration

### 6.1 PolarFire Example System

The following figure shows the block diagram containing the basic building blocks to start using the core in a simple system.


**Figure 6-1. MIV\_RV32: An Example System**



### 6.2 RTG4/SF2/IGL2 Example System

The following figure shows the block diagram containing the basic building blocks to start using the core in a simple system for the RTG4/SF2/IGL2.

**Figure 6-2. MIV\_RV32: An Example System for RTG4/SF2/IGL2**




**Note:** The difference between the PolarFire and the other design is the use of the PolarFire Initialization Monitor and CoreReset\_PF. The HDL reset synchronizer acts as the CoreReset\_PF, as this IP is only available on PolarFire. For other families, the reset synchronizer is used. The HDL code for the reset synchronizer is available in [4.2 Reset Operation](#).

## 6.3 Reset Synchronization

### 6.3.1 RESETN

All sequential elements are clocked by the *CLK* signal, which requires that resets to employ a synchronous reset topology. As most designs source *CLK* from a CCC/PLL, it is a common practice to AND the *LOCK* output of the CCC with the push button reset (PB\_RESET), to generate the RESETN input for core. However, this results in the reset being de-asserted when the CLK comes up. Therefore, the reset de-assertion is not clocked through the sequential reset elements and goes unnoticed most commonly leading to the processor locking-up. To guarantee that the RESETN de-assertion is seen by all sequential elements, a reset synchronizer is required on the RESETN input, as shown in [Figure 6-2](#).

**Figure 6-3. RESETN Reset Synchronization**



The following Verilog code snippet implements the reset synchronizer block shown in [Figure 5-1](#). The function of this block is to make the reset assertion and de-assertion synchronous to CLK while guaranteeing that the reset is asserted for one or more CLK cycles to the core to ensure that it is registered by all sequential elements.

```
module reset_synchronizer (
    input clock,
    input reset,
    output reset_sync
);
reg [1:0] sync_deasert_reg;
reg [1:0] sync_assert_reg;

always @ (posedge clock or negedge reset)
begin
    if (!reset)
        begin
            sync_deasert_reg[1:0] <= 2'b00;
        end
    else
        begin
            sync_deasert_reg[1:0] <= {sync_deasert_reg[0], 1'b1};
        end
end
always @ (posedge clock)
begin
    sync_assert_reg[1:0] <= {sync_assert_reg[0], sync_deasert_reg[1]};
end
assign reset_sync = sync_assert_reg[1];
endmodule
```

Perform the following steps to include this synchronizer in your Libero design.

1. Select **Create HDL** from the **Design Flow** tab in your Libero project.
2. In the pop-up window, name the HDL file accordingly and select **Verilog** as the HDL type.
3. Uncheck the option to initialize file with standard template.
4. Copy and paste the Verilog code (above) into this file and save the changes.
5. Build the Design Hierarchy, and then from the **Design Hierarchy** tab, drag and drop the file into the SmartDesign containing the core instance and connect the pins as shown in the preceding figure.

### 6.3.2 JTAG\_TRSTN

No reset synchronization is required on this reset input, as all sequential elements in the debug logic in the core use an asynchronous reset topology.

## 7. Design Constraints

Designs containing core require the application of the following constraints in the design flow to allow timing-driven Place-And-Route (PAR) and timing analysis to be performed on the design. The procedure for adding the required constraints in the enhanced constraints flow in Libero SoC is as follows:

1. Double-click **Constraints > Manage Constraints** in the **Design Flow** window and click the **Timing** tab. Assuming the system clock **SYS\_CLK**, which used to clock the core, is sourced from a CCC. Select Derive Constraints to automatically create a constraints file containing the CCC constraints. Select **Yes** when prompted to allow the constraints to be automatically included for Synthesis, Place-and- Route, and Timing Verification stages.
- If changes are made to the CCC configuration in the design, update the contents of this file by clicking **Derive Constraints** again. Select **Yes** when prompted to allow the constraints to be overwritten.
2. In the **Timing** tab of the **Constraint Manager** window, select **New** to create a new SDC file, and name it. Design constraints other than the system clock source derived constraints can be entered in this blank SDC file. Keeping derived and manually added constraints in separate SDC files allows the **Derive Constraints** stage to be re-performed, if changes are made to the CCC configuration, without deleting all manually added constraints in the process.
3. Calculate the TCK period and half period. TCK is typically 6 MHz when debugging with a FlashPro, with a maximum frequency of 30 MHz supported by FlashPro5. Populate the following constraint with the TCK values and paste it into the blank SDC file:

```
create_clock -name { TCK } \
-period TCK_PERIOD \
-waveform {^0 TCK_HALF_PERIOD } \ [ get_ports { TCK } ]
```

As TCK is in a clock domain independent and asynchronous to the **SYS\_CLK**, a **set\_clock\_groups** constraint is also required. A **set\_clock\_groups** constraint is also required.

```
set_clock_groups -name {group_name} \
-asynchronous \
-group [ get_clocks {...../SYS_CLK } ] \
-group [ get_clocks { TCK } ]
```

For example, the following constraints need to be applied for a design that uses a TCK frequency of 6 MHz with a CCC generated system clock called OUT0:

```
#Constraining the JTAG clock to 6 MHz create_clock -name {TCK}\
-period 166.67 \
-waveform {0 83.33} \ [ get_ports {TCK} ]
# JTAG and Mi-V clocks are independent - adding asynchronous      clock group
set_clock_groups -name {async1}\
-asynchronous\
-group [ get_clocks {CCC_0_inst_0/CCC_0_0/pll_inst_0/OUT0}]\
-group [ get_clocks {TCK}]
```

4. Associate all constraints files with the Synthesis, Place-and-Route, and Timing Verification stages in the **Constraint Manager > Timing** tab by selecting the related check boxes for the SDC files in which the constraints were entered in.
5. Save the changes made in the **Constraint Manager > Timing** dialog.

## 8. SoftConsole

The SoftConsole version 6.4 or later is required to use the MIV\_RV32. Each SoftConsole project requires the MIV\_RV32 Hardware Abstraction Layer (HAL) version 3.0 or greater. For more information on setting up project for RISC-V, see the *SoftConsole release notes*. The following steps briefly explain the changes that might be made to a SoftConsole project. More information on setting up SoftConsole for this core can be found in the *Quick Start Guide*. It can be found in the Help menu in the configurator, or if the core is selected in the catalog.

### 8.1 Setting the System Clock Frequency and Peripheral Base Addresses

If UART is being used, the system clock frequency is provided to the software and is done in the `hw_platform.h` file by changing the `#define SYS_CLK_FREQ` to the clock frequency.

**Note:** This value should be in hertz.

**Figure 8-1. Setting Clock Frequency and Peripheral Base Addresses**


```

SC workspace.examples - miv-rv32i-systick-blinky/hw_platform.h - SoftConsole v6.4.0.412
File Edit Source Refactor Navigate Search Project Run Window UltraDevelop Help
Project Explorer main.c hw_platform.h
19
20 You can use this file as an example.
21 Rename this file from sample_hw_platform.h to hw_platform.h and store it in
22 the root folder of your project. Then customize it per your HW design.
23
24 @section driver_configuration Project configuration Instructions
25 1. Change SYS_CLK_FREQ define to frequency of Mi-V Soft processor clock
26 2. Add all other core BASE addresses
27 3. Add peripheral Core Interrupt to Mi-V Soft processor interrupt mappings
28 4. Define MSCC_STUDIO_UART_BASE_ADDR if you want a CoreUARTapb mapped to
29   STUDIO
30 //=====
31
32 ifndef HW_PLATFORM_H
33 #define HW_PLATFORM_H
34
35 //=====
36 /* Soft-processor clock definition
37 * This is the only clock brought over from the Mi-V Libero design.
38 */
39 ifndef SYS_CLK_FREQ
40 #define SYS_CLK_FREQ 50000000UL
41 endif
42
43 //=====
44 /* Non-memory Peripheral base addresses
45 * Format of define is:
46 * <corename>_<instance>_BASE_ADDR
47 * The <instance> field is optional if there is only one instance of the core
48 * in the design
49 */
50 #define COREUARTAPB0_BASE_ADDR 0x70001000UL
51 #define COREGPIO_IN_BASE_ADDR 0x70002000UL
52 #define CORETIMER0_BASE_ADDR 0x70003000UL
53 #define CORETIMER1_BASE_ADDR 0x70004000UL
54 #define COREGPIO_OUT_BASE_ADDR 0x70005000UL
55 #define FLASH_CORE_SPI_BASE 0x70006000UL
56 #define COREI16550_BASE_ADDR 0x70007000UL


```

The `hw_platform.h` file sets the base address for peripherals. The base address of a peripheral can be found in the project memory map generated by Libero.

**Note:** Some versions of Libero do not support the memory map feature as shown in the following figure.

**Figure 8-2. Modify Memory Map Dialog**

The peripheral address in the `hw_platform.h` file must match the address in Libero for the peripheral to function correctly. These peripherals are addressed for 0x0 because the MIV\_RV32 core redirects these addresses accordingly. The following figure shows the MIV\_RV32 configuration settings for peripherals.

**Figure 8-3. RV32 Configurator Memory Map**

### 9. Revision History

Revision	Date	Description
A	October 2020	<p>Following is the summary of changes:</p> <ul style="list-style-type: none"><li>• Document formatted to Microchip template and DS number assigned.</li><li>• Document updated with the configuration neutral core name MIV_RV32 to allow for future expansion support for additional RISC-V ISA extension options.</li></ul>
1.0	March 2020	This is the first publication of the MIV_RV32IMC IP.

---

## The Microchip Website

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

---

## Product Change Notification Service

---

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

---

## Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

---

## Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

## Legal Notice

---

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

---

## Trademarks

---

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omnisient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQL, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7047-2

---

---

## **Quality Management System**

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

**Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880- 3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-72884388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820