

## CoreAHBtoAPB3 v3.1 Release Notes

These release notes accompany the production release of CoreAHBtoAPB3 v3.1. This document provides details about the features, enhancements, system requirements, supported families, implementations, and known issues and workarounds.

#### **Features**

- Creates a bridge between advanced microcontroller bus architecture (AMBA<sup>®</sup>) advanced highperformance bus (AHB or AHB-Lite) and advanced peripheral bus (APB)
- Connects automatically to CoreAHB/CoreAHBLite and CoreAPB3 in SmartDesign
- · Complies with AMBA 3 APB

### Interfaces

CoreAHBtoAPB3 v3.1 supports an AHB or AHB-Lite slave interface connected to an AHB or AHB-Lite mirrored slave interface (as found on, for example, CoreAHB or CoreAHBLite) as well as an AMBA3 APB master interface that connects to an AMBA 3 APB mirrored master interface (as found on, for example, CoreAPB3).

# **Delivery Types**

CoreAHBtoAPB3 v3.1 is licensed in two ways: Obfuscated or register transfer level (RTL).

#### **Obfuscated**

Complete RTL code is provided for the core, allowing the core to be instantiated with SmartDesign. Simulation, synthesis, and layout can be performed within Libero<sup>®</sup> System-on-Chip (SoC). The RTL code for the core is obfuscated.

#### **RTL**

Complete RTL source code is provided for the core.

# **Supported Families**

- SmartFusion<sup>®</sup>2
- SmartFusion<sup>®</sup>
- Microsemi Fusion<sup>®</sup>
- IGLOO®
- IGLOOe
- IGLOO PLUS
- ProASIC<sup>®</sup>3
- ProASIC3E
- ProASIC3L
- Axcelerator<sup>®</sup>
- RTAX-S
- IGLOO<sup>®</sup>2
- RTG™4



# **Supported Tool Flows**

Libero SoC software v11.1 or later supports CoreAHBtoAPB3 v3.1.

## Installation Instructions

CoreAHBtoAPB3 is available through the Libero SoC IP Catalog. This can be downloaded from a remote web-based repository and installed into the local vault to make it ready to use. Once installed in the Libero SoC software, the core can be instantiated, configured, connected, and generated using the SmartDesign tool.

Refer to the *Using DirectCore in Libero IDE User Guide* `or *Libero SoC online help* for further instructions on core installation, licensing, and general use.

## **Discontinued Features and Devices**

No features or devices have been discontinued in this release.

### **New Features and Devices**

• Support for IGLOO2 and RTG4 devices has been added.

## **Known Issues and Workarounds**

There are no known issues for CoreAHBtoAPB3 v3.1.

## Release History

Table 1 Release History

Version	Date	Changes
3.1	November 2014	Added RTG4 and IGLOO2 support.
3.0	March 2013	Added explicit support for more device families. Width of HADDR and PADDR address bus ports increased from 24 bits to 32 bits.
2.0	November 2009	First production release



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

© 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.