

**RN0053**  
**Release Notes**  
**CoreCORDIC v4.1**



a  **MICROCHIP** company



a  MICROCHIP company

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

©2020 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

### About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at [www.microsemi.com](http://www.microsemi.com).

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 4.0

Added PolarFire® SoC support.

## 1.2 Revision 3.0

As listed in [Table 1](#), page 8.

## 1.3 Revision 2.0

As listed in [Table 2](#), page 8.

## 1.4 Revision 1.0

The first publication of this document.

# Contents

---

1	Revision History .....	3
1.1	Revision 4.0 .....	3
1.2	Revision 3.0 .....	3
1.3	Revision 2.0 .....	3
1.4	Revision 1.0 .....	3
2	CoreCORDIC v4.1 .....	6
2.1	Key Features .....	6
2.2	Supported Interfaces .....	6
2.3	Delivery Types .....	6
2.4	Supported Families .....	7
2.5	Supported Tool Flows .....	7
2.6	Installation Instructions .....	7
2.7	Documentation .....	7
2.8	Supported Test Environments .....	7
2.9	Resolved Issues in the v4.1 Release .....	8
2.10	Resolved Issues in the v4.0 Release .....	8
2.11	Resolved Issues in the v3.0 Release .....	8
2.12	Known Limitations and Workarounds .....	8

# Tables

---

Table 1	Resolved SARs in CoreCORDIC v4.0 .....	8
Table 2	Resolved SARs in CoreCORDIC v3.0 .....	8

## 2 CoreCORDIC v4.1

---

This document accompanies the production release of CoreCORDIC v4.1 IP core. It describes the features, enhancements, system requirements, supported families, implementations, known issues and workarounds, and resolved issues of previous version.

### 2.1 Key Features

CoreCORDIC has the following key features:

- Parameterizable RTL generator
- Functional modes:
  - General vector rotation
  - Conversion from Polar to Rectangular co-ordinates
  - Translation from Rectangular to Polar co-ordinates
  - Sine and Cosine calculation
  - Arctangent (angle) calculation
- Configurable 8 to 48 bits input and output data bit resolution
- Automatic or user-controllable precision of internal calculations up to 48 bits
- Variety of output rounding options:
  - Truncation
  - Convergent rounding (round to nearest even)
  - Symmetric rounding (round to positive or negative infinity)
  - Round up (round to positive infinity)
- Word-serial architecture for smaller area
- Parallel architecture for high throughput
- Configurable number of iterations up to 48
- Synchronous design using a single clock

### 2.2 Supported Interfaces

CoreCORDIC does not have any standard interface available.

### 2.3 Delivery Types

CoreCORDIC is distributed with Libero<sup>®</sup> System-on-Chip (SoC) or Integrated Design Environment (IDE) design software. Complete hardware description language (HDL) source code is provided for the core and testbenches.

**Note:** CoreCORDIC is compatible with both Libero IDE and Libero SoC. Unless specified otherwise, this document uses the common name Libero to identify Libero IDE and Libero SoC.

## 2.4 Supported Families

CoreCORDIC v4.1 supports the following families:

- PolarFire® SoC
- PolarFire®
- SmartFusion®2
- IGLOO®2
- IGLOO®
- IGLOOe
- IGLOOPLUS
- RTG4™
- ProASIC®3
- ProASIC3E
- ProASIC3L
- ProASICPLUS
- SmartFusion®
- Fusion
- Axcelerator®
- RTAX-S/SL and RTAX-DSP

## 2.5 Supported Tool Flows

CoreCORDIC v4.1 supports the following tool flows:

- CoreCORDIC v4.1 requires the Libero software v9.1 or later.
- Supports Windows® and Linux operating systems.

## 2.6 Installation Instructions

The CoreCORDIC CPZ file must be installed into Libero software. This is done automatically through the Catalog update function in Libero, or the CPZ file can be manually added using the **Add Core** catalog feature. Once the CPZ file is installed in Libero, the core can be configured, generated, and instantiated within SmartDesign for inclusion in the Libero project. For more information, see the [Knowledge Based article](#).

To know how to create SmartDesign project using the IP cores, refer to [Libero SoC documents page](#) and use the latest SmartDesign user guide.

## 2.7 Documentation

This release contains a copy of the *CoreCORDIC Handbook*. The handbook, describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also implementation suggestions. Refer to [Libero SoC documents page](#) for instructions on obtaining IP documentation.

For updates and additional information, visit the Intellectual Property pages on the Microsemi SoC Products Group website: visit:

<http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores>.

## 2.8 Supported Test Environments

CoreCORDIC v4.1 supports the following test environments:

- VHDL user testbench
- Verilog user testbench

## 2.9 Resolved Issues in the v4.1 Release

There were no software action requests (SARs) resolved. PolarFireSoC support is added.

## 2.10 Resolved Issues in the v4.0 Release

Table 1 shows SARs resolved in the CoreCORDIC v4.0 release.

**Table 1 • Resolved SARs in CoreCORDIC v4.0**

SAR No.	Description
26547	Provide support for the core to follow SmartDesign flow.
29075	Eliminate synthesis failure due to RTL parameter mismatch.
34711	Expose only valid core ports to a user.
34712	Simplify the core use flow.
35321, 34940	Prevent a possible mismatch between RTL module parameters/entity generics.
43062, 50809	Provide better user interface to avoid user's confusion.
34658	Connect synchronous reset line to all CORDIC registers.
55916	Extend CORDIC support to cover recently emerged FPGA families.
57144	Support for negative input X values.

## 2.11 Resolved Issues in the v3.0 Release

Table 2 shows SARs resolved in the CoreCORDIC v3.0 release.

**Table 2 • Resolved SARs in CoreCORDIC v3.0**

SAR	Description
13497	Generated core does not seem to match up with the datasheet pin descriptions.
19458	CoreCORDIC for Verilog requires Package Directory.
19459	Remove package directory dependency for VHDL.
20132	CoreCORDIC in Word Serial mode has RTL and Doc mismatches.

## 2.12 Known Limitations and Workarounds

There are no known limitations or workarounds in the CoreCORDIC v4.1 release.