

直接数字频率合成模块  
STM32H723+AD9959  
验证板 080


输入  
DC5V@1A

输出  
四通道200M IF/LO


通信  
USART  
FD\_CAN

|        |                  |                |      |             |
|--------|------------------|----------------|------|-------------|
| 原理图    | Sch_DDS_9959_080 |                | 创建日期 | 2026-07-12  |
|        |                  |                | 更新日期 | 2026-07-12  |
| 板子     | DDS_9959_EVE_080 |                | 图页   | README      |
| 绘制     | Shuchen Tao      | DDS_9959_Combd |      |             |
| 审阅     |                  |                |      |             |
|        |                  |                |      |             |
|        |                  | 版本             | 尺寸   | 页 1 共 6     |
| 嘉立创EDA |                  | 080            | A4   | 哈工程DSP爱好者协会 |


EXTERNAL\_5V




FDCAN





SWD\_PORT




UART\_PORT



ANALOG\_INPUT




DDS\_OUTPUT



|        |                  |                |      |             |
|--------|------------------|----------------|------|-------------|
| 原理图    | Sch_DDS_9959_080 |                | 创建日期 | 2026-07-10  |
| 板子     | DDS_9959_EVE_080 |                | 更新日期 | 2026-07-15  |
| 绘制     | Shuchen Tao      | DDS_9959_Combd |      |             |
| 审阅     |                  |                |      |             |
|        |                  | 版本             | 尺寸   | 页 2 共 6     |
| 嘉立创EDA |                  | 080            | A4   | 哈工程DSP爱好者协会 |


7th Order Low Pass Elliptic

Pass Band Frequency = 200.0 MHz  
Pass Band Ripple = 0.5 dB  
Stop Band Frequency = 238.0 MHz  
Stop Band Attenuation = 57.18 dB




Sun Jul 12 19:44 2026


9959.1



9959.2




DAC\_L.P.F.




|     |                  |                |      |             |
|-----|------------------|----------------|------|-------------|
| 原理图 | Sch_DDS_9959_080 |                | 创建日期 | 2026-07-10  |
|     | DDS_9959_EVE_080 |                | 更新日期 | 2026-07-15  |
|     | 板子               |                | 图页   | DDS_System  |
| 绘制  | Shuchen Tao      | DDS_9959_Combd |      |             |
| 审阅  |                  |                |      |             |
|     |                  | 版本             | 尺寸   | 页 3 共 6     |
|     |                  | 080            | A4   | 哈工程DSP爱好者协会 |


## PWR\_LOGIC




## PWR\_ANALOG\_DDS



## PWR\_LOGIC\_DDS



## LEDs



原理图

Sch\_DDS\_9959\_080

创建日期

2026-07-10

板子

DDS\_9959\_EVE\_080

更新日期

2026-07-15

绘制

Shuchen Tao

图页

Power

审阅

DDS\_9959\_Combd

版本

尺寸

页 4 共 6

嘉立创EDA


080

A4

哈工程DSP爱好者协会


MCU\_IOs

A




TCXO\_CLOCK


B



MCU\_BASIC




MCU\_qSRAM



DEC\_CAPs


C




|     |                  |                |      |             |
|-----|------------------|----------------|------|-------------|
| 原理图 | Sch_DDS_9959_080 |                | 创建日期 | 2026-07-10  |
| 板子  | DDS_9959_EVE_080 |                | 更新日期 | 2026-07-15  |
| 绘制  | Shuchen Tao      | DDS_9959_Combd |      |             |
| 审阅  |                  |                |      |             |
|     |                  | 版本             | 尺寸   | 页 5 共 6     |
|     |                  | 080            | A4   | 哈工程DSP爱好者协会 |



Output\_Control\_REG.s



LEDs



|        |                  |                |      |             |
|--------|------------------|----------------|------|-------------|
| 原理图    | Sch_DDS_9959_080 |                | 创建日期 | 2026-07-10  |
| 板子     | DDS_9959_EVE_080 |                | 更新日期 | 2026-07-15  |
| 绘制     | Shuchen Tao      | DDS_9959_Combd |      |             |
| 审阅     |                  |                |      |             |
|        |                  | 版本             | 尺寸   | 页 6 共 6     |
| 嘉立创EDA |                  | 080            | A4   | 哈工程DSP爱好者协会 |