

地址 (hex)	名称	位	默认值	R/W	描述	Description
00	CFG_TOP				顶层配置寄存器	Top-level configuration
	MASK_MAX_RT	24	1	R/W	MAX_RT引起的掩码中断; 1: 中断不反映在IRQ引脚上; 0: 将MAX_RT反射为IRQ引脚上的低电平有效中断	Mask interrupt caused by MAX_RT; 1: interrupt not reflected on IRQ pin; 0: reflect MAX_RT as active low interrupt on IRQ pin
	MASK_TX_DS	23	1	R/W	TX_DS引起的掩码中断; 1: 中断不反映在IRQ引脚上; 0: 将TX_DS反射为IRQ引脚上的有效低中断	Mask interrupt caused by TX_DS; 1: interrupt not reflected on IRQ pin; 0: reflect TX_DS as active low interrupt on IRQ pin
	MASK_RX_DR	22	1	R/W	RX_DR引起的掩码中断; 1: 中断不反映在IRQ引脚上;0: 将RX_DR反射为低电平有效 IRQ 引脚上的中断	Mask interrupt caused by RX_DR; 1: interrupt not reflected on IRQ pin; 0: reflect RX_DR as active low interrupt on IRQ pin
	HW_RC_DLY	21:19	1	R.W	从拉高ana3<14>到检查AD_RCCAL_FINISH高的延迟 0: 1us 1: 2us 2: 3us 3: 4us 4: 5us 5: 6us 6: 7us 7: 8us	The delay from pulling up ana3<14> to checking AD_RCCAL_FINISH high 0: 1us 1: 2us 2: 3us 3: 4us 4: 5us 5: 6us 6: 7us 7: 8us
	LOOPBACK_EN	18	0	R/W	环回启用; 1: 发射输出环回至ADC输入; 0: 普通模式	LoopBack Enable; 1: Tx output loopback into ADC input; 0: normal mode
	AJ_FREQ_ACK	17	1	R/W	调整确认频率 0: 禁用ACK 上的调整频率 1: 启用ACK调整频率	Adjust frequency on ack 0: disable adjust frequency on ack 1: enable adjust frequency on ack
	CE_PD	16	1	R/W	CE PAD下拉使能 1: 下拉启用 0: 下拉禁用	CE PAD Pull-Down Enable 1: Pull-Down Enable 0: Pull-Down Disable
	CE_SEL	15	1	R/W	硬件/软件CE 选择 0: 硬件CE 1: 软件CE	Hardware/Software CE selection 0: Hardware CE 1: Software CE
	RX_ON	14	0	R/W	1: PRX, 0: PTX	1: PRX, 0: PTX
	DAC_COMP_OUT	13	0	R/W	TX IQ 输出选项 1: 使用补码形式的TX输出IQ 0: 使用真实形式的TX 输出 IQ	TX IQ output option; 1: TX output IQ using complement form 0: TX output IQ using true form
	WHITEN_OPT	12	0	R/W	白化选项; 1: PN9 (CC2500) 0: 34B (ssv7241)	Whiten option; 1: PN9 (CC2500) 0: 34B (ssv7241)
	ADDR_TX_OPT	11	0	R/W	地址发送选项; 1: MSB(msb)---->MSB(lsb),.....,LSB(msb)---->LSB(lsb) 0: LSB(msb)-->LSB(lsb),.....,MSB(msb)-->MSB(lsb)	Address Send option; 1: MSB(msb)---->MSB(lsb),.....,LSB(msb)---->LSB(lsb) 0: LSB(msb)-->LSB(lsb),.....,MSB(msb)-->MSB(lsb)
	IF_2M_SEL	10	1	R/W	中频选择; 1: 2MHz 0: 1MHz	IF Frequency select; 1: 2MHz IF 0: 1MHz IF
	BPS_IDLE_RST	9	1	R/W	空闲状态下旁路复位; 1: 在空闲状态下, 只需关闭时钟, 不断言复位; 0: 在空闲状态下, 关闭时钟和置位复位	Bypass reset during idle state; 1: during idle state, just close clock and don't assert reset; 0: during idle state, both close clock and assert reset
	BPS_GATED_CLK	8	0	R/W	旁路时钟门功能; 1: 空闲状态下, 不要关闭时钟 0: 空闲状态下, 关闭时钟	Bypass clock gate function; 1: during idle state, don't close clock 0: during idle state, close clock
	HW_RC_CL_EN	7	0	R/W	硬件RC 校准 0: 禁用硬件RC 校准 1: 启用硬件RC校准	Hardware RC Calibration 0: disable Hardware RC Calibration 1: enable Hardware RC Calibration
	CRCC	6	0	R/W	CRC 校验 0: 1 byte, 1: 2 bytes	CRC scheme 0: 1 byte, 1: 2 bytes
	EN_CRC	5	1	R/W	使能CRC,(EN_AA 任意位为高将强制使能)	Enable CRC.Forced high if any of the bits in EN_AA is high
	REG_RST_MODE	4	1	R/W	0: 只有引脚复位才能复位所有寄存器 1: 除REG00[24]、REG00[3: 1]以外的所有寄存器都可以 通过引脚复位/软复位 (REG00[2]) /pwr_on (REG00[1]) 复位	0: only Pin reset can reset all register 1: all the register except reg00[24], reg00[3:1] can be reseted by pin reset/softreset(reg00[2])/pwr_on(reg00[1])
	EN_PM	3	0	R/W	连接到射频输入端口"en_pm"	connect to RF input port "en_pm"
	SOFT_RST_N	2	0	R/W	0: 软复位, 1: 复位释放	0: soft reset, 1: reset release
	PWR_ON	1	0	R/W	1: 上电, 0: 掉电	1: power-up, 0: power-down
	CE_SOFT	0	0	R/W	软件CE	Software CE
01	EN_AA				自动应答设置	Auto-acknowledgement settings
	REG_LOCK	47:16	0	R/W	位16: Reg00 锁定位 (0: 解锁, 1: 锁定) 位17: Reg01 锁定位 (0: 解锁, 1: 锁定) 位18: Reg02 锁定位 (0: 解锁, 1: 锁定) 位19: Reg03 锁定位 (0: 解锁, 1: 锁定) bit47: reg1f 锁定位 (0: 解锁, 1: 锁定)	bit16: reg00 lock bit(0:unlock, 1:lock) bit17: reg01 lock bit(0:unlock, 1:lock) bit18: reg02 lock bit(0:unlock, 1:lock) bit19: reg03 lock bit(0:unlock, 1:lock) bit47: reg1f lock bit(0:unlock, 1:lock)
	REG_LOCK_KEY	15:8	0	W	写这个寄存器0x5C, REG_LOCK可以设置, 读这个寄存器会返回0x00	only write this register 0x5C, REG_LOCK can set, read this register will return 0x00
	Reserved	7	0	R/W	Unused	Unused
	TO_RF_PULSE_SPI	6	0		to RF module	to RF module
	ENAA_P5	5	1	R/W	在数据管道 5 上启用应答	Enable AA on data pipe 5
	ENAA_P4	4	1	R/W	在数据管道 4 上启用应答	Enable AA on data pipe 4
	ENAA_P3	3	1	R/W	在数据管道 3 上启用应答	Enable AA on data pipe 3
	ENAA_P2	2	1	R/W	在数据管道 2 上启用应答	Enable AA on data pipe 2
	ENAA_P1	1	1	R/W	在数据管道 1 上启用应答	Enable AA on data pipe 1
	ENAA_P0	0	1	R/W	在数据管道 0 上启用应答	Enable AA on data pipe 0
	EN_RXADDR				启用接收地址	Enable RX addresses
	Reserved	7:6	0	R/W	Unused	Unused
	ENRX_P5	5	0	R/W	启用数据管道 5	Enable data pipe 5
02	ENRX_P4	4	0	R/W	启用数据管道 4	Enable data pipe 4
	ENRX_P3	3	0	R/W	启用数据管道 3	Enable data pipe 3
	ENRX_P2	2	0	R/W	启用数据管道 2	Enable data pipe 2
	ENRX_P1	1	1	R/W	启用数据管道 1	Enable data pipe 1
	ENRX_P0	0	1	R/W	启用数据管道 0	Enable data pipe 0
	SETUP_AW				地址宽度和定时设置	Address width & timing stup
	PLLON_LOCK_TIME	7:4	A	R/W	锁相环锁定时间; 0: 20us; 1: 27.5us; F: 132.5us	PLL Locking Time; 0: 20us; 1: 27.5us; F: 132.5us

03	TX_AW	3:2	11	R/W	PTX 的地址宽度; 1: 3字节; 2: 4字节; 其他: 5字节	Address width for PTX; 1: 3Byte; 2: 4Byte; other: 5Byte
	PIPEX_AW	1:0	11	R/W	PRX 的地址宽度; 1: 3字节; 2: 4字节; 其他: 5字节	Address width for PRX; 1: 3Byte; 2: 4Byte; other: 5Byte
04	SETUP_RETR				自动重传设置	Automatic retransmission setup
	GPIO_CONFIG	29:28	0x0	R/W	GPIO配置 0x0: 输入 0x1: 输出tx_mod_bit 0x2: 输出rx_dem_bit 0x3: 输出"0"	GPIO Configuration 0x0: Input 0x1: Output tx_mod_bit 0x2: Output rx_dem_bit 0x3: Output '0'
	GPIO_I_INV	27	0x0	R/W	GPIO 输入反相	GPIO input invert phase
	RXDEMOD_BYPASS	26	0x0	R/W	Rx 解调功能旁路使能	Rx Demodulate function bypass enable
	TXFRAME_BYPASS	24	0x0	R/W	Tx 帧功能旁路使能	Tx Frame function bypass enable
	DIAG_TEST_OE	24	0x0	R/W	测试多路复用器输出使能	Test Mux Output enable
	DIAG_SEL	23:16	0x0	R/W	测试多路复用器配置。	Test Mux config.
	TX_TIME3_DELAY	15:12	0x0	R/W	PLL 开环时序和发送数据之间的延迟。单位为 10us	Delay between PLL openloop timing and Send Data. Unit is 10us
	TX_TIME2_DELAY	11:8	0x0	R/W	PLL 锁定时序和 PLL 开环时序之间的延迟。单位为 25us	Delay between PLL lock timing and PLL openloop timing. Unit is 25us
	ARD[3:0]	7:4	0011	R/W	自动重传延迟 0000: 等待 250uS 0001: 等待 500uS ... 1111: 等待 4000uS	Automatic retransmission delay 0000: wait 250uS 0001: wait 500uS ... 1111: wait 4000uS Delay defined as ""
	ARC[3:0]	3:0	0011	R/W	自动重新传输计数 0000: 禁用 0001: 应答失败时最多 1 次重新传输 ... 1111: 应答失败时最多重新传输 15 次	Auto retransmit count 0000: disabled 0001: up to 1 re-transmit on fail of AA ... 1111: up to 15 re-transmits on fail of AA
05	RF_CH				射频通道	RF channel
	Reserved	15:14	0	R/W	Unused	Unused
	RF_CH[6:0]	13:0	0x95B	R/W	将频率通道设置为 1 MHz 增量, 0x962 为 2402MHz	Set frequency channel in 1 MHz increment, 0x962 is 2402MHz
06	SETUP_RF				射频设置	RF settings
	TX_PATTERN	23:16	0	R/W	环形输出模式	Cyclix Pattern
	Reserved	15	0	R/W	Unused	Unused
	ACK_FREQ_OFFSET	14	0x0	R/W	0: 1MHz; 1:2MHz	0: 1MHz; 1:2MHz
	RF_PWR	13:8	0x2C	R/W	设置 TX 模式下的射频输出功率	Set RF output power in TX mode, 010000
	EN_CW	7	0	R/W	设置高电平时启用单载波, 芯片验证期间确认	Enable continuous carrier when set high Confirm during chip verification
	BER_EN	6	0	R/W	设置为高电平时启用 PN9 位流;	Enable PN9 bit stream when set high;
	RF_DR_LOW	5	0	R/W	请参阅 RF_DR_HIGH	See RF_DR_HIGH
	TX_ATTEN	4	0	R/W	TX 低功耗模式确认实际衰减水平	TX low-power mode Confirm actual attenuation level
	RF_DR_HIGH	3:2	0	R/W	[RF_DR_LOW, RF_DR_HIGH] 00: 1Mbps 01: 2Mbps 10: 250kbps 11: reserved	[RF_DR_LOW, RF_DR_HIGH] 00: 1Mbps 01: 2Mbps 10: 250kbps 11: reserved
07	Reserved	1	0	R	Unused	Unused
	CYC_PATT_TXEN	0	0	R/W	环形输出模式 Tx 启用	Cyclix Pattern Tx Enable
	STATUS				状态 (从 SDO 引脚读出, 在 SPI 命令字输入期间); SDO 输出可以调整	Status (read-out from SDO pin during SPI command word input); SDO output may be adjusted
	Reserved	7	0	R/W	Unused	Unused
	RX_DR	6	0	R/W	数据 EX FIFO 中断, 在新数据进入 FIFO 时候触发, 写入 1 以清除位	Data ready RX FIFO interrupt. Asserted when new data arrives at RX FIFO. Write 1 to clear bit
	TX_DS	5	0	R/W	数据发送 TX FIFO 中断。在传输数据包完成时触发。如果激活了自动 ACK, 则仅当 ACK 收到时候触发。写入 1 以清除位	Data sent TX FIFO interrupt. Asserted when packet transmitted. If auto-ACK is activated, this bit is set high only when ACK is received. Write 1 to clear bit
	MAX_RT	4	0	R/W	TX 重传的最大次数中断。写入 1 以清除位。如果 MAX_RT 触发, 它必须清除以启用进一步操作	Maximum number of TX retransmit interrupt. Write 1 to clear bit. If MAX_RT is asserted it must be cleared to enable further operation
	RX_P_NO[2:0]	3:1	111	R	有效负载的数据管道编号可从中读取 RX_FIFO 000~101: 数据管道数 (0~5)	Data pipe number for the payload available for reading from RX_FIFO 000~101: data pipe number (0~5)
	TX_FULL	0	0	R	0: TX FIFO 可用 1: TX FIFO 满	0: TX FIFO available 1: TX FIFO full
08	OBSERVE_TX				传输观测	Transmission observation
	FREQ_OFFSET	31:24	0	R	频率偏移。 Freq_offset (Hz) = 7812.5 * FREQ_OFFSET	Frequency offset. Freq_offset (Hz) = 7812.5 * FREQ_OFFSET
	DC_OOFSSET_Q	23:16	0	R	I 路径的直流偏移	DC offset for I path
	DC_OOFSSET_I	15:8	0	R	Q 路径的直流偏移	DC offset for Q path
	PLOS_CNT[3:0]	7:4	0000	R	计算丢失的数据包。溢出保护为 15, 并在在最大值停止计数, 直至重置。通过写入 RF_CH 进行计数器复位	Count lost packets. Overflow protected to 15, and stops at maximum value until reset. Counter reset by writing to RF_CH
	ARC_CNT[3:0]	3:0	0000	R	计算重新传输的数据包。传输时计数器复位位于新数据包开始。	Count retransmitted packets. Counter resets when transmission of a new packet starts
09	RSSI				TSSI 和 RSSI 指示器/控制	TSSI and RSSI indicator/control
	RSSIDB_OFFSET	13:8	0	R/W	RSSI 计算的 RSSI (dBm) 偏移量	RSSI (dBm) offset for RSSI calculate
	Reserved	7	0	R/W	必须为 0 才能正常运行	Must be 0 for normal operation
	Reserved	6	0	R/W	必须为 0 才能正常运行	Must be 0 for normal operation
	Reserved	5	0	R/W	必须为 0 才能正常运行	Must be 0 for normal operation
	EN_RSSI	4	0	R/W	启用 RSSI	Enable RSSI
	Reserved	3	0	R	保留寄存器读出	Reserved register readout
	Reserved	2	0	R	保留寄存器读出	Reserved register readout
	RSSI2	1	0	R	RSSI 指标 阈值 2	RSSI indicator at threshold 2
	RSSI1	0	0	R	RSSI 指标 阈值 1	RSSI indicator at threshold 1

0A	RX_ADDR_P0	39:0	0xE7 E7E7 E7E7	R/W	RX 地址数据管道 0。最大 5 个字节。首先写入 LSB 字节。 。SETUP_AW 设置的使用的字节数。	RX address data pipe 0. 5 bytes maximum. LSB byte written first. Number of bytes used set by SETUP_AW.
0B	RX_ADDR_P1	39:0	0xC2 C2C2 C2C2	R/W	RX 地址数据管道 1。最大 6 个字节。首先写入 LSB 字节。 。SETUP_AW 设置的使用的字节数。	RX address data pipe 1. 5 bytes maximum. LSB byte written first. Number of bytes used set by SETUP_AW.
0C	RX_ADDR_P2TOP5				仅设置 LSB, MSB 字节使用 RX_ADDR_P1[39:8]	Only LSB are set, MSB bytes use RX_ADDR_P1[39:8]
	RX_ADDR_P5	31:24	0xc6	R/W	RX地址数据管道5	RX address data pipe 5.
	RX_ADDR_P4	23:16	0xc5	R/W	RX地址数据管道4	RX address data pipe 4.
	RX_ADDR_P3	15:8	0xc4	R/W	RX地址数据管道3	RX address data pipe 3.
	RX_ADDR_P2	7:0	0xc3	R/W	RX地址数据管道2	RX address data pipe 2.
0D	BER_RESULT				BER (PN9) 测试结果	BER(PN9) test result
	ERR_CNT	63:32	0x00	R/W	接收错误位计数器	Receive error Bit Counter
	RECV_CNT	31:0	0x00	R/W	接收总位计数器	Receive total Bit Counter
0E	AGC_SETTING				AGC 设置	AGC setting
	bt_agc_cfg_LNA_init	50:48	0x7	R/W	LNA增益初始值	LNA gain initial value
	bt_agc_cfg_turner_gain	47:40	0x19	R/W	微调增益设置	fine turner gain setting
	bt_agc_cfg_ABB_init	39:36	0x9	R/W	ABB增益初始值	ABB gain initial value
	bt_agc_cfg_cci_gain_mode	35	0x0	R/W	软件能量估算模式	software energe estimation mode
	bt_agc_mode_sw	34	0x0	R/W	AGC 模式选择 0: 硬件 AGC 1: 软件 AGC	AGC mode selection 0: hardware agc 1: software agc
	bt_agc_enable_sw	33	0x0	R/W	如果bt_agc_enable_mode设置为 1, 则此寄存器将控制 bt_agc启用	if bt_agc_enable_mode set to 1, this register will control bt_agc enable
	bt_agc_enable_mode	32	0x0	R/W	BT AGC 使能模式 0: 硬件使能控制 1: 软件使能控制	bt agc enable mode 0: hardware enable control 1: software enable control
	AGC_THRD_MAX	31:26	0xA	R/W	AGC 最大阈值	AGC maxium threshold
	AGC_THRD_MIN	25:20	0x3f	R/W	AGC 最小阈值	AGC minium threshold
	AGC_GAIN_DELAY	19:18	0x0	R/W	增益变化后的等待时间; 0: 0.5us; 1: 1.0us; 2: 1.5us; 3: 2.0us	Wait time after gain change; 0: 0.5us; 1: 1.0us; 2 1.5us; 3: 2.0us
	ADC_RSSI_MEAN	17:16	0x0	R/W	ADC RSSI 计算周期; 0: 0.5us; 1: 1.0us 2: 1.5us; 3: 2.0us	ADC RSSI calculate period; 0: 0.5us; 1: 1.0us; 2 1.5us; 3: 2.0us
	AGC_MANU_SET	10:4	0x7b	R/W	AGC 手动设置	AGC manual setting
	AGC_ADJ_NUM	3:1	0x4	R/W	AGC 增益调整最大值数	AGC Gain adjust maxium number
	AGC_MANU_EN	0	0	R/W	AGC 手动启用	AGC manual enable
0F	PGA_SETTING				PGA 设置	PGA setting
	hw_cfg_rf_lna_gain7	295:288	0x30	R/W	LNA 配置增益 7	LNA config gain 7
	hw_cfg_rf_lna_gain6	287:280	0x2A	R/W	LNA 配置增益 6	LNA config gain 6
	hw_cfg_rf_lna_gain5	279:272	0x24	R/W	LNA 配置增益 5	LNA config gain 5
	hw_cfg_rf_lna_gain4	271:264	0x1E	R/W	LNA 配置增益 4	LNA config gain 4
	hw_cfg_rf_lna_gain3	263:256	0x18	R/W	LNA 配置增益 3	LNA config gain 3
	hw_cfg_rf_lna_gain2	255:248	0x12	R/W	LNA 配置增益 2	LNA config gain 2
	hw_cfg_rf_lna_gain1	247:240	0xC	R/W	LNA 配置增益 1	LNA config gain 1
	hw_cfg_rf_lna_gain0	239:232	0x0	R/W	LNA 配置增益 0	LNA config gain 0
	hw_cfg_rf_abb_gain15	231:224	0x18	R/W	ABB 配置增益 15	ABB config gain 15
	hw_cfg_rf_abb_gain14	223:216	0x16	R/W	ABB 配置增益 14	ABB config gain 14
	hw_cfg_rf_abb_gain13	215:208	0x14	R/W	ABB 配置增益 13	ABB config gain 13
	hw_cfg_rf_abb_gain12	207:200	0x12	R/W	ABB 配置增益 12	ABB config gain 12
	hw_cfg_rf_abb_gain11	199:192	0x10	R/W	ABB 配置增益 11	ABB config gain 11
	hw_cfg_rf_abb_gain10	191:184	0xE	R/W	ABB 配置增益 10	ABB config gain 10
	hw_cfg_rf_abb_gain9	183:176	0xC	R/W	ABB 配置增益 9	ABB config gain 9
	hw_cfg_rf_abb_gain8	175:168	0xA	R/W	ABB 配置增益 8	ABB config gain 8
	hw_cfg_rf_abb_gain7	167:160	0x8	R/W	ABB 配置增益 7	ABB config gain 7
	hw_cfg_rf_abb_gain6	159:152	0x6	R/W	ABB 配置增益 6	ABB config gain 6
	hw_cfg_rf_abb_gain5	151:144	0x4	R/W	ABB 配置增益 5	ABB config gain 5
	hw_cfg_rf_abb_gain4	143:136	0x2	R/W	ABB 配置增益 4	ABB config gain 4
	hw_cfg_rf_abb_gain3	135:128	0x0	R/W	ABB 配置增益 3	ABB config gain 3
	hw_cfg_rf_abb_gain2	127:120	0x0	R/W	ABB 配置增益 2	ABB config gain 2
	hw_cfg_rf_abb_gain1	119:112	0x0	R/W	ABB 配置增益 1	ABB config gain 1
	hw_cfg_rf_abb_gain0	111:104	0x0	R/W	ABB 配置增益 0	ABB config gain 0
		103:100		R	unused	unused
	cfg_LNAPowerDetTHLinear	99:80	0x5	R/W	LNA RSSI th	LNA RSSI th
	cfg_ABBPowerDetTHLinear	79:56	0x1F4	R/W	ABB RSSI th	ABB RSSI th
	sw_cfg_rf_lna_gain	55:48	0x0	R/W	软件 agc lna 增益设置	soft agc lna gain setting
	sw_cfg_rf_abb_gain	47:40	0x0	R/W	软件 agc abb 增益设置	soft agc abb gain setting
	AGC_SEL	39	0x0	R/W	0: 使用 2.4G AGC 1: 使用蓝牙 AGC	0:use 2.4G AGC 1:use bluetooth AGC
	AGC_GAIN_5TH	38:32	0x30	R/W	AGC 5th 增益设置	AGC 5th gain set
	AGC_GAIN_4TH	30:24	0x36	R/W	AGC 4th 增益设置	AGC 4th gain set
	AGC_GAIN_3TH	22:16	0x3c	R/W	AGC 3th 增益设置	AGC 3th gain set
	AGC_GAIN_2TH	14:8	0x42	R/W	AGC 2th 增益设置	AGC 2th gain set
	AGC_GAIN_1TH	6:0	0x48	R/W	AGC 1th 增益设置	AGC 1th gain set
10	TX_ADDR	39:0	0xE7 E7E7 E7E7	R/W	TX地址。仅用于 PTX。 RX_ADDR_P0等于此地址以自动处理应答	TX address. Used for PTX only. Set RX_ADDR_P0 equal to this address to handle auto acknowledgement
11	RX_PW_PX					
	Reserved	47:46	0	R	Unused	Unused
	RX_PW_P5	45:40	0x20	R/W	RX 有效负载中的字节数 数据管道 5 (1 到 32)。0: 未使用管道	Number of bytes in RX payload in data pipe 5 (1 to 32). 0: pipe not used
	Reserved	39:38		R	Unused	Unused
	RX_PW_P4	37:32	0x20	R/W	RX 有效负载中的字节数 数据管道 4 (1 到 32)。0: 未使用管道	Number of bytes in RX payload in data pipe 4 (1 to 32). 0: pipe not used
	Reserved	31:30		R	Unused	Unused
	RX_PW_P3	29:24	0x20	R/W	RX 有效负载中的字节数 数据管道 3 (1 到 32)。0: 未使用管道	Number of bytes in RX payload in data pipe 3 (1 to 32). 0: pipe not used
	Reserved	23:22		R	Unused	Unused
	RX_PW_P2	21:16	0x20	R/W	RX 有效负载中的字节数 数据管道 3 (1 到 32)。0: 未使用管道	Number of bytes in RX payload in data pipe 2 (1 to 32). 0: pipe not used
	Reserved	15:14		R	Unused	Unused

	RX_PW_P1	13:8	0x20	R/W	RX 有效负载中的字节数 数据管道 1 (1 到 32)。0: 未使用管道	Number of bytes in RX payload in data pipe 1 (1 to 32). 0: pipe not used
	Reserved	7:6		R	Unused	Unused
	RX_PW_P0	5:0	0x20	R/W	RX 有效负载中的字节数 数据管道 0 (1 到 32)。0: 未使用管道	Number of bytes in RX payload in data pipe 0 (1 to 32). 0: pipe not used
12	ANALOG CFG0	127:0	01000111 1111101 1_111010 01_00000 000_0001 0111_010 01001_10 101010_0 0001100_ 10000000 _1010100 1_000110 00_00000 011_1100 0111_011 01111_00 101101_1 0110001	R/W	模拟寄存器 0	Analog register 0
13	ANALOG CFG1	127:0	10110000 _0000110 0_000001 01_10100 000_1111 0111_000 11101_10 000100_0 1000000_ 00000000 _0000011 1_100000 00_00010 000_0000 0000_000 00010_01 001000_1 0011011	R/W	模拟寄存器 1	Analog register 1
14	ANALOG CFG2	127:0	00110000 _0000000 0_000011 01_10010 000_0000 0000_000 00000_01 000110_1 0101010_ 00100111 _0010001 1_111011 01_00111 010_1000 0000_100 11000_00 001111_1 0011000	R/W	模拟寄存器 2	Analog register 2
15	ANALOG CFG3	127:0	00110000 _0000000 0_000010 00_01101 000_0000 0000_000 00000_01 101010_1 0000000_ 00000001 _0101011 1_001001 00_10000 111_0001 0000_000 01000_00 101110_1 0101000	R/W	模拟寄存器 3	Analog register 3
17	STATUS_FIFO				FIFO 状态	FIFO status
	BB_ANA3REG_7T3	19:15	0	R	来自基带寄存器的 Analog 3 寄存器位 [7: 3] 1: 校准完成	Analog 3 register bit [7:3] from baseband register 1: calibration done
	HW_RC_CL_DONE	14	0	R	硬件 RC 校准完成状态 1: 校准完成	Hardware RC Calibration done status 1: calibration done
	AD_RCCAL_FINISH	13	0	R	RF 状态	RF status
	AD_RCCAL_CTRIM	12:8	0	R	RF 状态	RF status
	PEND_RXFRM_NUM_H	7	0	R	见PEND_RXFRM_NUM_L	See PEND_RXFRM_NUM_L
	TX_REUSE	6	0	R	“用于 PTX 设备 将射频高频电平脉冲至少 10μs 以重用上次传输的有效负载。TX 有效负载重用处于活动 状态 直到执行W_TX_PAYLOAD或刷新 TX。 TX_REUSE由 SPI 命令 REUSE_TX_PL 设置，并由 SPI 命令 W_TX_PAYLOAD 或 FLUSH TX 重置*rewrite	Used for a PTX device Pulse the rfce high for at least 10μs to Reuse last transmitted payload. TX payload reuse is active until W_TX_PAYLOAD or FLUSH TX is executed. TX_REUSE is set by the SPI command REUSE_TX_PL, and is reset by the SPI commands W_TX_PAYLOAD or FLUSH TX *rewrite
	TX_FULL	5	0	R	1: TX FIFO已满 0: TX FIFO可用	1: TX FIFO full 0: available slots in TX FIFO
	TX_EMPTY	4	1	R	1: TX FIFO 空 0: TX FIFO 非空	1: TX FIFO empty 0: data in TX FIFO
	PEND_RXFRM_NUM_L	3:2	0	R	在 PRX RXFIFO 中挂起得总 Rx 帧数。 [PEND_RXFRM_NUM_H, PEND_RXFRM_NUM_L]	Total Rx frame number is pending in PRX RXFIFO. [PEND_RXFRM_NUM_H, PEND_RXFRM_NUM_L]

	RX_FULL	1	0	R	1: RX FIFO 已满 0: RX FIFO 可用	1: RX FIFO full 0: available slots in RX FIFO
	RX_EMPTY	0	1	R	1: RX FIFO 空 0: RX FIFO 非空	1: RX FIFO empty 0: RX FIFO full
18	RSSI_REC				RSSI 记录器功能	RSSI recorder feature
	Reserved	31:30	0x0	R	Unused	Unused
	RSSI_DBM	29:22	0x0	R	RSSI (dBm) 计算结果	RSSI(dBm) Calculate result
	RSSI2_VREF_SEL[2:0]	21:19	000	W	RX RSSI VREF2 设置 000: -59 dBm, 步进+4dBm 111: 超出范围	RX RSSI VREF2 setting 000: -59 dBm, +4dB/step 111: out of range
	RSSI1X_VREF_SEL[2:0]	18:16	000	W	RX RSSI VREF1 设置 000: -69 dBm, 步进+4dBm 112: 超出范围	RX RSSI VREF1 setting 000:-69 dBm, +4dB/step
	RSSI_REC2 [7:0]	15:8	01110 010	R	RSSI2 记录器, MSB 是最新的记录, 任何写入此寄存器上的命令将刷新 RSSI 设置;当RX_ON=0, PWR_ON=0和CE=0时, 寄存器将读取芯片ID	RSSI2 recorder, MSB is most recent recording, any write command on this register will flush RSSI setting; when RX_ON=0, PWR_ON=0 & CE=0, register will read chip ID
	RSSI_REC1 [7:0]	7:0	01000 001	R	RSSI1 记录器, MSB 是最新的记录, 任何写入此寄存器上的命令将刷新 RSSI 设置;当RX_ON=0, PWR_ON=0和CE=1时, 寄存器将读取芯片ID	RSSI1 recorder, MSB is most recent recording, any write command on this register will flush RSSI setting; when RX_ON=0, PWR_ON=0 & CE=0, register will read chip ID
19	TXPROC_CFG				TX Process configuration	TX Process configuration
	TXACK_WAIT_TIME	28:25	0x4	R/W	接收 PRX 的接收有效负载数据后的 Tx ACK 等待时间 0: 0us 1: 7.5us 2: 15us F: 112.5us	Tx ACK wait time after Rx Payload data for PRX 0: 0us 1: 7.5us 2: 15us F: 112.5us
	MOD2DAC_CLKINV	24	0x0	R/W	Mod2Dac 时钟反相输出	Mod2Dac clock output invert
	MOD2DAC_DLY	23:21	0x0	R/W	Mod2Dac 数据延迟周期	Mod2Dac data delay cycle
	KMOD_BPS	20	0x0	R/W	旁路 KMOD 系数	Bypass KMOD coefficient
	KMOD_SET	19:11	0x0	R/W	KMOD系数设置	KMOD coefficient Setting
	GASFLT_BPS	10	0x0	R/W	旁路高斯滤波器	Bypass Gauss Filter
	GASFLT_BT_SEL	9	0x0	R/W	高斯滤波器 BT 选择 0: BT=0.5 1: BT=1.0	Gauss Filter BT Select 0: BT=0.5; 1: BT=1.0
	FREQ_DEV	8:0	0xcd	R/W	Tx 偏差频率	Tx Deviation Frequency
1A	RXPROC_CFG				RX 流程配置	RX Process configuration
	RX_DEM_START_CFG	39	0x1	R/W	0: 禁用 RX 启动延迟 1: 启用 RX 启动延迟	0: Disable RX Start Delay 1: Enable RX Start Delay
	RX_DEM_START_DLY	38:32	0x20	R/W	16MHz 时, RX 启动延迟计数器	RX Start Delay counter at 16MHz
	PRE_DC_SET	31:24	0x0	R/W	频率偏移手动设置	Freq offset manual set
	MAX_FREQ	23:16	0x43	R/W	为 IPLS 设置的最大频率	Max Freq set for IPLS
	PRE_DC_WIND	15:14	0x1	R/W	频率偏移计算窗口 0: 最后 2 个前导码位 1: 最后 4 个前导码位 2: 最后 6 个前导码位 3: 最后 8 个前导码位	Freq offset calculate windows 0: final 2 preamble bit 1: final 4 preamble bit 2: final 6 preamble bit 3: final 8 preamble bit
	SYNC_WIND_CFG	13:8	0x24	R/W	同步字搜索窗口	Syncword search windows
	CHAN_FLT_BPS	7	0x0	R/W	旁路通道滤波器	Bypass channel filter
	IPLS_BPS	6	0x1	R/W	旁路 IPLS	Bypass IPLS
	PRE_DC_MANU	5	0x0	R/W	频率偏移手动设置使能	Freq offset manual setting enable
	BER_HOLD	4	0x0	R/W	Ber 保持	Ber hold
	Reserved	3	0x0	R/W	Unused	Unused
	DCFLT_BPS	2	0x0	R/W	旁路直流偏移计算	Bypass DC offset calculate
	ADC_SMP_PHA	1	0x1	R/W	IF ADC数据采样边沿选择; 0: 上升沿采样; 1: 下降沿采样	IF ADC data sample edge select; 0: posedge sample; 1: negedge sample
	RX_IQ_SWAP	0	0x0	R/W	IF ADC 数据 IQ 交换	IF ADC data IQ swap
	DYNPD				动态有效载荷长度	Dynamic payload length
	Reserved	7:6	00	R/W	Unused	Unused
1C	DPL_P5	5	0	R/W	设置 1 以启用动态有效负载长度数据管道 5 (需要 EN_DPL & ENAA_P5)	Set 1 to enable dynamic payload length data pipe 5 (requires EN_DPL & ENAA_P5)
	DPL_P4	4	0	R/W	设置 1 以启用动态有效负载长度数据管道 4 (需要 EN_DPL & ENAA_P4)	Set 1 to enable dynamic payload length data pipe 4 (requires EN_DPL & ENAA_P4)
	DPL_P3	3	0	R/W	设置 1 以启用动态有效负载长度数据管道 3 (需要 EN_DPL & ENAA_P3)	Set 1 to enable dynamic payload length data pipe 3 (requires EN_DPL & ENAA_P3)
	DPL_P2	2	0	R/W	设置 1 以启用动态有效负载长度数据管道 2 (需要 EN_DPL & ENAA_P2)	Set 1 to enable dynamic payload length data pipe 2 (requires EN_DPL & ENAA_P2)
	DPL_P1	1	0	R/W	设置 1 以启用动态有效负载长度数据管道 1 (需要 EN_DPL & ENAA_P1)	Set 1 to enable dynamic payload length data pipe 1 (requires EN_DPL & ENAA_P1)
	DPL_P0	0	0	R/W	设置 1 以启用动态有效负载长度数据管道 0 (需要 EN_DPL & ENAA_P0)	Set 1 to enable dynamic payload length data pipe 0 (requires EN_DPL & ENAA_P0)
	FEATURE				特征	Features
1D	STAT_SETUP [1:0]	7:6	00	R/W	在命令输入期间调整SDO的输出 00: 默认值, SDO输出为状态 01: RX读出模式, SDO输出MAX_RT和TX_FULL位被RSSI1和RSSI2读出取代 10: FIFO读出模式, SDO输出STATUS_FIFO 11: 未使用, 与 00 相同	Adjust the output of SDO during command input 00: default, SDO output is STATUS 01: RX readout mode, the SDO output MAX_RT and TX_FULL bit is replaced by RSSI1 and RSSI2 readout 10: FIFO readout mode, SDO output is STATUS_FIFO 11: unused, same as 00
	EN_LONG_PLD	5	0	R/W	写 1 启用长有效负载功能, 最大长度为 128 字节	Set 1 enables long payload feature max length is 128Byte
	EN_FEC	4	1	R/W	写 1 启用 FEC (加扰功能)	Set 1 enable FEC&Interleave feature
	EN_WHITEN	3	1	R/W	写 1 启用白化 功能	Set 1 enable whiten feature
	EN_DPL	2	1	R/W	写 1 启用动态有效负载长度	Set 1 enables dynamic payload length
	EN_ACK_PAY	1	0	R/W	写 1 在 ACK 上启用有效负载	Set 1 enables payload on ACK

	EN_DYN_ACK	0	0	R/W	写1启用 W_TX_PAYLOAD_NOACK 命令	Set 1 enables the W_TX_PAYLOAD_NOACK command
1E	RAMP_CFG				PA 斜坡配置	PA Ramp Configuration
	RAMP_14TH	87:82	0x3b	R/W	PA 第 14 个斜坡值	PA 14th ramp value
	RAMP_13TH	81:76	0x37	R/W	PA 第 13 个斜坡值	PA 13th ramp value
	RAMP_12TH	75:70	0x33	R/W	PA 第 12 个斜坡值	PA 12th ramp value
	RAMP_11TH	69:64	0x2e	R/W	PA 第 11 个斜坡值	PA 11th ramp value
	RAMP_10TH	63:58	0x2a	R/W	PA 第 10 个斜坡值	PA 10th ramp value
	RAMP_9TH	57:52	0x26	R/W	PA 第 9 个斜坡值	PA 9th ramp value
	RAMP_8TH	51:46	0x22	R/W	PA 第 8 个斜坡值	PA 8th ramp value
	RAMP_7TH	45:40	0x1d	R/W	PA 第 7 个斜坡值	PA 7th ramp value
	RAMP_6TH	39:34	0x19	R/W	PA 第 6 个斜坡值	PA 6th ramp value
	RAMP_5TH	33:28	0x15	R/W	PA 第 5 个斜坡值	PA 5th ramp value
	RAMP_4TH	27:22	0x11	R/W	PA 第 4 个斜坡值	PA 4th ramp value
	RAMP_3TH	21:16	0xc	R/W	PA 第 3 个斜坡值	PA 3th ramp value
	RAMP_2TH	15:10	0x8	R/W	PA 第 2 个斜坡值	PA 3th ramp value
	RAMP_1TH	9:4	0x4	R/W	PA 第 1 个斜坡值	PA 1th ramp value
	RAMP_TIME	2:0	0x0	R/W	斜坡时间; 0: 7.5us 1: 15us 7: 52.5us	Ramp time; 0: 7.5us 1: 15us 7: 52.5us