31	27	26	25	24	20	19		15	14	12	11		7	6		0	
	funct	7		rs2			rs1		fun	ct3		$^{\mathrm{rd}}$			opcode		R-type
					rs1		fun	ct3		$^{\mathrm{rd}}$			$_{ m opcode}$		I-type		
	imm[11:5]				rs2		rs1		fun	funct3		imm[4:0]			opcode		S-type
	imm[12 10:5]				rs2		rs1		fun	ct3	imi	m[4:1 1	1]		opcode		B-type
				imi	m[31:12]							$^{\mathrm{rd}}$			opcode		U-type
	imm[20 10:1 11						9:12]					$^{\mathrm{rd}}$			opcode		J-type

# RV32I Base Instruction Set

	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
imn	n[20 10:1 11 19	:12]		rd	1101111	JAL
imm[11:0]		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]		rs1	000	rd	0000011	LB
imm[11:0]		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
fm pred	succ	rs1	000	rd	0001111	FENCE
0000000	00000	00000	000	00000	1110011	ECALL
0000000	00001	00000	000	00000	1110011	EBREAK
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
1000001	10011	rs1	000	rd	0001111	FENCE.TSO
0000000	10000	00000	000	00000	0001111	PAUSE

31 27 26 25 24 20 19 15 14 12 11	7 6 0
funct7 rs2 rs1 funct3	rd opcode R-type
imm[11:0] rs1 funct3	rd opcode I-type
imm[11:5] rs2 rs1 funct3 im	m[4:0] opcode S-type
RV64I Base Instruction Set (in addition to RV	(321)
imm[11:0] rs1 110	rd 0000011 LWU
imm[11:0] rs1 011	rd 0000011 LD
	m[4:0] 0100011 SD
000000 shamt rs1 001	rd 0010011 SLLI
000000 shamt rs1 101	rd 0010011 SRLI
010000 shamt rs1 101	rd 0010011 SRAI
imm[11:0] rs1 000	rd 0011011 ADDIW
0000000 shamt rs1 001	rd 0011011 SLLIW
0000000 shamt rs1 101	rd 0011011 SRLIW
0100000 shamt rs1 101	rd 0011011 SRAIW
0000000 rs2 rs1 000	rd 0111011 ADDW
0100000 rs2 rs1 000	rd 0111011 SUBW
0000000 rs2 rs1 001	rd 0111011 SLLW
0000000 rs2 rs1 101	rd 0111011 SRLW
0100000 rs2 rs1 101	rd 0111011 SRAW
RV32/RV64 Zifencei Standard Extension	
imm[11:0] rs1 001	rd 0001111 FENCE.I
RV32/RV64 Zicsr Standard Extension	
csr rs1 001	rd 1110011 CSRRW
csr rs1 010	rd 1110011 CSRRS
csr rs1 011	rd 1110011 CSRRC
csr         uimm         101           csr         uimm         110	rd 1110011 CSRRWI
	"d 1110011 CCDDCI
	rd 1110011 CSRRSI
csr uimm 110 csr uimm 1111	rd         1110011         CSRRSI           rd         1110011         CSRRCI
csr         uimm         111           RV32M Standard Extension           0000001         rs2         rs1         000	rd 1110011 CSRRCI
csr         uimm         111           RV32M Standard Extension           0000001         rs2         rs1         000           0000001         rs2         rs1         001	rd 1110011 CSRRCI  rd 0110011 MUL rd 0110011 MULH
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	rd         1110011         CSRRCI           rd         0110011         MUL           rd         0110011         MULH           rd         0110011         MULHSU
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	rd         1110011         CSRRCI           rd         0110011         MUL           rd         0110011         MULH           rd         0110011         MULHSU           rd         0110011         MULHU
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	rd 1110011 CSRRCI  rd 0110011 MUL rd 0110011 MULHSU rd 0110011 MULHSU rd 0110011 MULHU rd 0110011 DIV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	rd 1110011 CSRRCI  rd 0110011 MUL rd 0110011 MULHSU rd 0110011 MULHSU rd 0110011 MULHU rd 0110011 DIV rd 0110011 DIV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	rd 1110011 CSRRCI  rd 0110011 MUL rd 0110011 MULHSU rd 0110011 MULHSU rd 0110011 MULHU rd 0110011 DIV rd 0110011 DIVU rd 0110011 REM
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	rd 1110011 CSRRCI  rd 0110011 MUL rd 0110011 MULHSU rd 0110011 MULHSU rd 0110011 MULHU rd 0110011 DIV rd 0110011 DIV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	rd         1110011         CSRRCI           rd         0110011         MUL           rd         0110011         MULH           rd         0110011         MULHSU           rd         0110011         MULHU           rd         0110011         DIV           rd         0110011         DIVU           rd         0110011         REM           rd         0110011         REMU
RV32M Standard Extension           RV32M Standard Extension           00000001         rs2         rs1         000           00000001         rs2         rs1         001           00000001         rs2         rs1         010           00000001         rs2         rs1         100           00000001         rs2         rs1         101           00000001         rs2         rs1         110           00000001         rs2         rs1         110           00000001         rs2         rs1         111           RV64M Standard Extension (in addition to RV           00000001         rs2         rs1         000	rd         1110011         CSRRCI           rd         0110011         MUL           rd         0110011         MULH           rd         0110011         MULHSU           rd         0110011         MULHU           rd         0110011         DIV           rd         0110011         REM           rd         0110011         REMU           32M)           rd         0111011         MULW
RV32M Standard Extension           RV32M Standard Extension           00000001         rs2         rs1         000           00000001         rs2         rs1         001           00000001         rs2         rs1         010           0000001         rs2         rs1         100           0000001         rs2         rs1         100           0000001         rs2         rs1         110           0000001         rs2         rs1         110           0000001         rs2         rs1         111           RV64M Standard Extension (in addition to RV           0000001         rs2         rs1         000           0000001         rs2         rs1         100	rd 1110011 CSRRCI  rd 0110011 MUL rd 0110011 MULHSU rd 0110011 MULHSU rd 0110011 MULHU rd 0110011 DIV rd 0110011 DIVU rd 0110011 REM rd 0110011 REMU
RV32M Standard Extension           RV32M Standard Extension           00000001         rs2         rs1         000           00000001         rs2         rs1         001           00000001         rs2         rs1         010           0000001         rs2         rs1         100           0000001         rs2         rs1         101           0000001         rs2         rs1         110           0000001         rs2         rs1         111           RV64M Standard Extension (in addition to RV           00000001         rs2         rs1         000           00000001         rs2         rs1         100           00000001         rs2         rs1         100           00000001         rs2         rs1         100	rd         1110011         CSRRCI           rd         0110011         MUL           rd         0110011         MULH           rd         0110011         MULHSU           rd         0110011         MULHU           rd         0110011         DIVU           rd         0110011         REM           rd         0110011         REMU           32M)           rd         0111011         MULW           rd         0111011         DIVW           rd         0111011         DIVW           rd         0111011         DIVUW
RV32M Standard Extension           RV32M Standard Extension           00000001         rs2         rs1         000           00000001         rs2         rs1         001           00000001         rs2         rs1         010           0000001         rs2         rs1         100           0000001         rs2         rs1         100           0000001         rs2         rs1         110           0000001         rs2         rs1         111           RV64M Standard Extension (in addition to RV           00000001         rs2         rs1         000           00000001         rs2         rs1         100	rd         1110011         CSRRCI           rd         0110011         MUL           rd         0110011         MULH           rd         0110011         MULHSU           rd         0110011         MULHU           rd         0110011         DIVU           rd         0110011         REM           rd         0110011         REMU           32M)           rd         0111011         MULW           rd         0111011         DIVW

31	27	26	25	24	20	19	15	14	12	11		7	6		(	)
	funct	7		rs	2	rs1		fune	ct3		$^{\mathrm{rd}}$			opcode	)	R-type
						A Standa	rd E									
	00010	aq	rl	000	00	rs1		01	-		$^{\mathrm{rd}}$			0101111		LR.W
(	00011	aq	rl	rs	2	rs1		01	.0		$^{\mathrm{rd}}$			0101111	1	SC.W
(	00001	aq	rl	rs	2	rs1		01	0		$^{\mathrm{rd}}$			0101111		AMOSWAP.W
(	00000	aq	rl	rs	2	rs1		01	0		$^{\mathrm{rd}}$			0101111	1	AMOADD.W
(	00100	aq	rl	rs	2	rs1		01	.0		$^{\mathrm{rd}}$			0101111	1	AMOXOR.W
(	01100	aq	rl	rs	2	rs1		01	.0		$^{\mathrm{rd}}$			0101111	1	AMOAND.W
(	01000	aq	rl	rs	2	rs1		01	.0		$^{\mathrm{rd}}$			0101111	1	AMOOR.W
	10000	aq	rl	rs	2	rs1		01	.0		$^{\mathrm{rd}}$			0101111	1	AMOMIN.W
	10100	aq	rl	rs	2	rs1		01	.0		$^{\mathrm{rd}}$			0101111	1	AMOMAX.W
	11000	aq	rl	rs	2	rs1		01	.0		$^{\mathrm{rd}}$			0101111	1	AMOMINU.W
	11100	aq	rl	rs	2	rs1		01	.0		$^{\mathrm{rd}}$			0101111	1	AMOMAXU.W
		F	RV64			Extension	n (in			to RV	/32A)	)				_
	00010	aq	rl	000	00	rs1		01			$^{\mathrm{rd}}$			0101111		LR.D
(	00011	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	SC.D
(	00001	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	AMOSWAP.D
(	00000	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	AMOADD.D
(	00100	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	AMOXOR.D
(	01100	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	AMOAND.D
(	01000	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	AMOOR.D
	10000	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	AMOMIN.D
	10100	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	AMOMAX.D
	11000	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	AMOMINU.D
	11100	aq	rl	rs	2	rs1		01	1		$^{\mathrm{rd}}$			0101111	1	AMOMAXU.D

31	27	26	25	24	2	20	19		15	14	12	11		7	6		0	
	funct	7			rs2		rs1		funct3		rd			opcode		R-type		
	rs3	fun	ct2		rs2			rs1		fun	ct3		$^{\mathrm{rd}}$			opcode		R4-type
		imm	[11:0]					rs1		fun	ct3		$^{\mathrm{rd}}$			opcode		I-type
	imm[11	.:5]			rs2			rs1		fun	ct3	in	nm[4:0]			opcode		S-type

# RV32F Standard Extension

	imm[11:0]		rs1	010	rd	0000111	FLW
imm[11	L:5]	rs2	rs1	010	imm[4:0]	0100111	FSW
rs3	00	rs2	rs1	rm	rd	1000011	FMADD.S
rs3	00	rs2	rs1	rm	rd	1000111	FMSUB.S
rs3	00	rs2	rs1	rm	rd	1001011	FNMSUB.S
rs3	00	rs2	rs1	rm	rd	1001111	FNMADD.S
000000	00	rs2	rs1	rm	rd	1010011	FADD.S
000010	00	rs2	rs1	rm	rd	1010011	FSUB.S
000100	00	rs2	rs1	rm	rd	1010011	FMUL.S
000110	00	rs2	rs1	rm	rd	1010011	FDIV.S
010110		00000	rs1	rm	rd	1010011	FSQRT.S
001000	00	rs2	rs1	000	rd	1010011	FSGNJ.S
001000		rs2	rs1	001	rd	1010011	FSGNJN.S
001000		rs2	rs1	010	rd	1010011	FSGNJX.S
001010	00	rs2	rs1	000	rd	1010011	FMIN.S
001010		rs2	rs1	001	rd	1010011	FMAX.S
110000	00	00000	rs1	rm	rd	1010011	FCVT.W.S
110000		00001	rs1	rm	rd	1010011	FCVT.WU.S
111000	00	00000	rs1	000	rd	1010011	FMV.X.W
101000		rs2	rs1	010	rd	1010011	FEQ.S
101000	00	rs2	rs1	001	rd	1010011	FLT.S
101000		rs2	rs1	000	rd	1010011	FLE.S
111000		00000	rs1	001	rd	1010011	FCLASS.S
110100		00000	rs1	rm	rd	1010011	FCVT.S.W
110100		00001	rs1	rm	rd	1010011	FCVT.S.WU
111100		00000	rs1	000	rd	1010011	FMV.W.X
000000		00001	00000	010	rd	1110011	FRFLAGS
000000		00001	rs1	001	rd	1110011	FSFLAGS
000000		00001	uimm	101	rd	1110011	FSFLAGSI
000000		00010	00000	010	rd	1110011	FRRM
000000		00010	rs1	001	rd	1110011	FSRM
000000		00010	uimm	101	rd	1110011	FSRMI
000000		00011	rs1	001	rd	1110011	FSCSR
000000	00	00011	00000	010	rd	1110011	FRCSR

# RV64F Standard Extension (in addition to RV32F)

1100000	00010	rs1	rm	rd	1010011	FCVT.L.S
1100000	00011	rs1	rm	rd	1010011	FCVT.LU.S
1101000	00010	rs1	rm	rd	1010011	FCVT.S.L
1101000	00011	rs1	rm	rd	1010011	FCVT.S.LU

31	27	26	25	24		20	19		15	14	12	11		7	6		0	
	funct	7			rs2			rs1		fun	ct3		$^{\mathrm{rd}}$			opcode		R-type
	rs3	fun	ct2		rs2			rs1		fun	ct3		$^{\mathrm{rd}}$			opcode		R4-type
		imm	[11:0]					rs1		fun	ct3		$^{\mathrm{rd}}$			opcode		I-type
	imm[11	L:5]			rs2			rs1		fun	ct3	in	nm[4:0]			opcode		S-type

# RV32D Standard Extension

::[11.0]												
	imm[11:0]		rs1	011	rd	0000111	FLD					
imm[1]	1:5]	rs2	rs1	011	imm[4:0]	0100111	FSD					
rs3	01	rs2	rs1	rm	rd	1000011	FMADD.D					
rs3	01	rs2	rs1	rm	rd	1000111	FMSUB.D					
rs3	01	rs2	rs1	rm	rd	1001011	FNMSUB.D					
rs3	01	rs2	rs1	rm	rd	1001111	FNMADD.D					
00000	01	rs2	rs1	rm	rd	1010011	FADD.D					
00001	01	rs2	rs1	rm	rd	1010011	FSUB.D					
00010	01	rs2	rs1	rm	rd	1010011	FMUL.D					
00011	01	rs2	rs1	rm	rd	1010011	FDIV.D					
01011	01	00000	rs1	rm	rd	1010011	FSQRT.D					
00100	01	rs2	rs1	000	rd	1010011	FSGNJ.D					
00100	01	rs2	rs1	001	rd	1010011	FSGNJN.D					
00100	01	rs2	rs1	010	rd	1010011	FSGNJX.D					
00101	01	rs2	rs1	000	rd	1010011	FMIN.D					
00101	01	rs2	rs1	001	rd	1010011	FMAX.D					
01000	00	00001	rs1	rm	rd	1010011	FCVT.S.D					
01000	01	00000	rs1	rm	rd	1010011	FCVT.D.S					
10100	01	rs2	rs1	010	rd	1010011	FEQ.D					
10100	01	rs2	rs1	001	rd	1010011	FLT.D					
10100	01	rs2	rs1	000	rd	1010011	FLE.D					
11100	01	00000	rs1	001	rd	1010011	FCLASS.D					
11000	01	00000	rs1	rm	rd	1010011	FCVT.W.D					
11000	01	00001	rs1	rm	rd	1010011	FCVT.WU.D					
11010	01	00000	rs1	rm	rd	1010011	FCVT.D.W					
11010	01	00001	rs1	rm	rd	1010011	FCVT.D.WU					

### RV64D Standard Extension (in addition to RV32D)

10,012 Standard Entention (in addition to 10,022)														
1100001	00010	rs1	rm	rd	1010011	FCVT.L.D								
1100001	00011	rs1	rm	rd	1010011	FCVT.LU.D								
1110001	00000	rs1	000	rd	1010011	FMV.X.D								
1101001	00010	rs1	rm	rd	1010011	FCVT.D.L								
1101001	00011	rs1	rm	rd	1010011	FCVT.D.LU								
1111001	00000	rs1	000	rd	1010011	FMV.D.X								

31	27	26	25	24		20	19		15	14	12	11		7	6		0	
	funct	7			rs2			rs1		fun	ct3		$^{\mathrm{rd}}$			opcode		R-type
	rs3	fun	ct2		rs2			rs1		fun	ct3		$^{\mathrm{rd}}$			opcode		R4-type
		imm	[11:0]					rs1		fun	ct3		$^{\mathrm{rd}}$			opcode		I-type
	imm[11	L:5]			rs2			rs1		fun	ct3	in	nm[4:0]			opcode		S-type

RV32Q Standard Extension

	imm[11:0]		rs1	100		0000111	FLQ							
imm[11	:5]	rs2	rs1	100	imm[4:0]	0100111	FSQ							
rs3	11	rs2	rs1	rm	rd	1000011	FMADD.Q							
rs3	11	rs2	rs1	rm	rd	1000111	FMSUB.Q							
rs3	11	rs2	rs1	rm	rd	1001011	FNMSUB.Q							
rs3	11	rs2	rs1	rm	rd	1001111	FNMADD.Q							
000001	1	rs2	rs1	rm	rd	1010011	FADD.Q							
000011	11	rs2	rs1	rm	rd	1010011	FSUB.Q							
000101	1	rs2	rs1	rm	rd	1010011	FMUL.Q							
000111		rs2	rs1	rm	rd	1010011	FDIV.Q							
010111	1	00000	rs1	rm	rd	1010011	FSQRT.Q							
001001	1	rs2	rs1	000	rd	1010011	FSGNJ.Q							
001001	1	rs2	rs1	001	rd	1010011	FSGNJN.Q							
001001	1	rs2	rs1	010	rd	1010011	FSGNJX.Q							
001011	1	rs2	rs1	000	rd	1010011	FMIN.Q							
001011	1	rs2	rs1	001	rd	1010011	FMAX.Q							
010000	00	00011	rs1	rm	rd	1010011	FCVT.S.Q							
010001	1	00000	rs1	rm	rd	1010011	FCVT.Q.S							
010000		00011	rs1	rm	rd	1010011	FCVT.D.Q							
010001	1	00001	rs1	rm	rd	1010011	FCVT.Q.D							
101001	11	rs2	rs1	010	rd	1010011	FEQ.Q							
101001		rs2	rs1	001	rd	1010011	FLT.Q							
101001		rs2	rs1	000	rd	1010011	FLE.Q							
111001	1	00000	rs1	001	rd	1010011	FCLASS.Q							
110001	11	00000	rs1	rm	rd	1010011	FCVT.W.Q							
110001		00001	rs1	rm	rd	1010011	FCVT.WU.Q							
110101	1	00000	rs1	rm	rd	1010011	FCVT.Q.W							
110101	11	00001	rs1	rm	rd	1010011	FCVT.Q.WU							

### RV64Q Standard Extension (in addition to RV32Q)

( (							
	1100011	00010	rs1	rm	rd	1010011	FCVT.L.Q
	1100011	00011	rs1	rm	rd	1010011	FCVT.LU.Q
	1101011	00010	rs1	rm	rd	1010011	FCVT.Q.L
	1101011	00011	rs1	$_{ m rm}$	rd	1010011	FCVT.Q.LU

rs3         funct2         rs2         rs1         funct3         rd         opcode         R4-           imm[11:0]         rs1         funct3         rd         opcode         I-ty	type 1-type ype type
imm[11:0] rs1 funct3 rd opcode I-ty	ype
imm[11:5] rs2 rs1 funct3 $imm[4:0]$ opcode S-t	type
RV32Zfh Standard Extension	
imm[11:0] rs1 001 rd 0000111 FL	
imm[11:5] rs2 rs1 001 imm[4:0] 0100111 FS1	
	MADD.H
	MSUB.H
	MSUB.H
	MADD.H
	ADD.H
	SUB.H
	MUL.H
	OIV.H
	SQRT.H
	GNJ.H
	GNJN.H
	GNJX.H
	MIN.H
	MAX.H
	CVT.S.H
	CVT.H.S
	EQ.H
	Л.Н
	E.H
	CLASS.H
	CVT.W.H
	CVT.WU.H
	AV.X.H
	CVT.H.W
	CVT.H.WU
	AV.H.X
	CVT.D.H
	CVT.H.D
	CVT.Q.H
0100010 00011 rs1 rm rd 1010011 FC	CVT.H.Q
DYGAZG CA L LEA ' (' LIVA' A DYGOZG')	
RV64Zfh Standard Extension (in addition to RV32Zfh)           1100010         00010         rs1         rm         rd         1010011         FC	N. 7 T.
	CVT.L.H
	CVT.LU.H CVT.H.L
	CVT.H.LU
1101010 00011 rs1 rm rd 1010011 FC	v 1.П.LU

Table 1: Instruction listing for RISC-V