# TWIN-64 Architecture Document

Helmut Fieres June 9, 2025

### Contents

Introduction	1
Concepts	1
This Book	1
Architecture Overview	3
System Organization	5
Data Types	5
General Registers	5
Control Registers	5
Processor Status Register	5
Byte Ordering	5
TLB	5
Caches	5
System Memory	7
Virtual Memory	7
Physical Memory	
Addressing and Access Control	9
Address Translation	9
Access Control	
Access Protection	
Interruptions	11
Traps	
External Interrupts	
Instruction Set	13
Instruction Overview	
Instruction Formats	
ADD - Integer Addition	15 15

### Introduction

Concepts

This book

### Architecture Overview

### System Organization

Data Types

General Registers

Control Registers

Processor Status Register

Byte Ordering

TLB

Caches

### System Memory

Virtual Memory

Physical Memory

### Addressing and Access Control

Address Translation

Access Control

Access Protection

## Interruptions

Traps

External Interrupts

### Instruction Set

#### **Instruction Overview**

#### Integer Arithmetic Instructions

ADD, SUB, SHLxA, SHRxA

#### **Bit Operations Instructions**

AND, OR, XOR, EXTR, DEP, DSR

#### **Immediate Instructions**

LDI, ADDIL, LDO

#### **Memory Reference Instructions**

LD, ST, LDR, STC

#### **Branch Instructions**

B, BR, BV, BB, CBR, MBR

#### System Instructions

MFCR, MTCR, RSM, SSM, RFI, ITLB, PTLB, PCA, FCA, LDPA, PRBR, PRBW

#### memory Access Instructions

#### **Instruction Formats**

	Grp	OpCode	Reg R	0	U-IMM-20
i	2	4	4	2	20

Grp	OpCode	Reg R	Opt 1	S-IMM-19			
2	44	4	3			19	
Grp	OpCode	Reg R	Opt 1	Reg B		S-IM	M-15
2	4	4	3	4			5
Grp	OpCode	Reg R	Opt 1	Reg B	Opt 2 S-IMM-13 / special		
2	44	4	3	4	22		13
Grp	OpCode	Reg R	Opt 1	Reg B	Opt 2	Reg A	S-IMM-9 / special
2	4	4	3	4	2	4	9

#### **ADD** Integer Addition

Syntax ADD RegR, RegB, RegA

ADD RegR, RegB, Immed15
ADD RegR, Immed13( RegB )

ADD RegR, RegX ( RegB )

ADD ROSH, ROSK ( ROSD

Format The ADD instruction uses the register, the immediate, the indexed

0	1	Reg R	0	Reg B	Opt 2	Reg A	S-IMM-9 / special
2	44	44	3	4	_2	4	9 9
0	1	Reg R	0	Reg B		S-IM	M-15
_2	44	44	3	4			5
1	1	Reg R	0	Reg B	dw	S-IM	M-13 / special
2	1 4	Reg R	03	Reg B	dw 2	S-IM	M-13 / special
	1	Reg R 4				S-IM	, -

Description

Adds RegR and RegB, storing result in RegR.

**Operation** 

RegR <- RegB + RegA (register format)</pre>

 ${\tt RegR} \, \leftarrow \, {\tt RegB} \, + \, {\tt immOperand()} \, \, ({\rm immediate \,\, format})$ 

RegR <- RegR + memOperand( ) (indexed formats)</pre>

**Exceptions** 

OVERFLOW\_TRAP ALIGNMENT\_TRAP

mem ref traps...

Notes

None.