# Lab Manual

Laboratory
Synthesis of Digital Systems

Prof. Dr.-Ing. Ulf Schlichtmann

June 11, 2014

Institute for Electronic Design Automation Technische Universität München Arcisstr. 21, 80333 München Tel.: (089) 289 23666

©Further publication only with the consent of the institute.

# Synthesis of Digital Systems -Laboratory

Institute for Electronic Design Automation Technische Universität München

# Contents

1.	Lab	D: Video processing on ZedBoard and Hardware Implementation of Gray Scale	
	Filte	er	1
	1.1.	Vivado Project Set up	1
	1.2.	HDL Generation from C-code and IP-generation	2
	1.3.	IP-integration of Filter IP to the System	3
	1.4.	Software Implementation for Hardware Accelerated System	9
	1.5.	Application Profiling	10
	1.6.	Conclusions	11
Bil	bliogr	raphy	12

# List of Figures

1.1.	Vivado_HLS window and top.cpp source code	2
1.2.	Vivado_HLS window after IP creation	3
1.3.	Directory structure for LabD after copying necessary files	4
1.4.	User IPs in the IP Catalog panel	5
1.5.	HP Slave port for VDMA master instantiation	6
1.6.	Bus-interconnections for the newly added IPs	6
1.7.	The port-connections for the newly added IPs	7
1.8.	main() function, immidiately after hardware platform initialization step 1	0

In this lab we will use Vivado HLS to synthesize C/C++ implementation of the video processing algorithm into RTL and integrate it into the Zynq PS design. We will use a synthesizable software implementation of the Gray scale conversion filter. Using Vivado HLS tool, we transform the C/C++ functions into RTL for desired clock frequency and hardware platform. Finally, the RTL implementation will be packaged into a standard IP format like IP-XACT or Pcore that will be used by other Xilinx tools for IP integration into hardware accelerated video processing.

#### Tasks:

- 1. Vivado project set up.
- 2. HDL generation from C-code and IP-generation.
- 3. IP-integration of filter IP to the system.
- 4. Software implementation for hardware accelerated system.
- 5. Application profiling.
- 6. Conclusions.

## 1.1. Vivado Project Set up

- 1. Open a new terminal, make a new directory LabD: \$mkdir LabD. Create another directory GrayScaleIP within LabD directory, and go into GrayScaleIP directory.
- 2. Copy following project files from cproject\_documents/LabD into the <LabD>/GrayScaleIP
  directory: opencv\_top.cpp, opencv\_top.h, test\_1080p.bmp, top.cpp and top.h. These files give
  the software description for Gray Scale filter, for which we will be doing the HLS.
- 3. Inside < LabD>/GrayScaleIP directory, run \$module load xilinx/vivado/2013.3 and then \$vivado\_hls to invoke Vivado-HLS.
- 4. Now we will create the Vivado project for Gray scale filter. Create a new project "greyscale\_prj" with top function "gray\_scale" in Vivado. In Design Files click Add Files... and browse to project directory/LabD/GrayScaleIP folder and add top.cpp.
- 5. In Solution Configuration window, set Solution Name: solution1; Clock Period: 150MHz (no space, also see note below); Uncertainty: <keep it blank>. Click ... (browse) on Part Selection. Select Zedboard (xc7z020clg484-1) from the list of boards. Note: Clock Period/frequency should match the clock of the system bus to which it is attached.

Vivado\_HLS window now should look like as in Figure 1.1. The new project 'grayscale\_prj' will be created in the Vivado-HLS with all the files for Sources included. The project holds information on the design sources, and respective solutions.

Open the source code for review *top.cpp* under *Source* hierarchy in the *explorer pane*. In this design we will use the functions from *hls namespace* to perform graysacle color conversion. This function is implemented in the Vivado video library.




Figure 1.1.: Vivado\_HLS window and top.cpp source code

As Xilinx design blocks use AXI4 streaming interface to transfer videos, the input and output images are represented as hls::stream format. Description about the usage of #pragma directives is given in the next section. hls::CvtColor <HLS\_RGB2GRAY>(img\_0, img\_1) function provides a synthesizable C++ implementation of the grayscale filter. The AXIvideo2Mat function receives a sequence of images using the AXI4 streaming video and produces a hls::Mat representation. Conversely, the Mat2AXIvideo function receives a hls::Mat representation of a sequence of images and encodes it correctly into the AXI4 streaming video protocol.

# 1.2. HDL Generation from C-code and IP-generation

Now we will proceed with the synthesis of our design. The high level synthesis performs Interface synthesis as well as algorithm synthesis on the C implementation. Interface synthesis transforms the function parameters into RTL ports with specific protocol. Therefore, proper interface formats and IO protocols must be defined. This is done using the #pragma directives. Besides the video library functions, the synthesizable code shown in Figure 1.1 also contains a number of #pragma directives that directs interfacing protocol. First two directives (lines 46-47 Fig. 1.1) specify the input and output streams as AXI4 streaming interfaces (core=AXIS). They set the IP port name as INPUT\_STREAM and OUTPUT\_STREAM. The next three directives (lines 49-51) specify rows, col and return values as slave interface (core=AXI\_SLAVE) and assign them to the same port CONTROL\_BUS. In addition, rows and cols are specified to use ap\_stable IO protocol in the next directives (lines 53-54).

After generating the RTL implementation, it will be packaged into a standard IP format like

IP-XACT or Pcore, that can be used by other Xilinx tools.

1. To synthesize the C-code, run *C Synthesis*. Synthesis should go through without errors and synthesis report will open automatically at the end of synthesis.

A new directory named syn will be created under the project hierarchy that contains the RTL implementation file of our design.

2. Click on the Export RTL toolbar button to export the design as PCore for EDK.

A new directory *impl* will be created in the project hierarchy. This directory contains the standard IP core of the RTL design as well as its software functions. We will use this IP in the next steps and attach it with the Zynq PS. Figure 1.2 shows the new generated directories *syn and impl*, and the corresponding proof IP.

3. Close Vivado\_HLS after Pcore generation.




Figure 1.2.: Vivado\_HLS window after IP creation.

# 1.3. IP-integration of Filter IP to the System

- 1. On terminal, go back to directory < project directory > /LabD/.
- 2. Copy the previously completed XPS project from <  $LabC > /videoprocessing\_prj$  into < work dir > /LabD/. directory.
- 3. Also, copy the Pcore libraries for HDMI cores into the current LabD directory. \$cp\$-r  $project directory > /LabC/cf_lib < project directory > /LabD/.$
- 4. Now copy the previously generated Pcore for gray scale filter, from path <LabD >/GrayScaleIP/grayscale\_prj/solution1/impl/pcores/\* to <work dir>/LabD/ videoprocessing\_prj/pcores/. Now the directory structure for LabD should look like in Figure 1.3.
- 5. Now, load the Xilinx ISE environment \$module load xilinx/ise/14.7 and start xps.
- 6. Open the project on XPS, select  $File > Open \ Project...$  Browse and select LabD/<project name >/system.xmp. Click Open




Figure 1.3.: Directory structure for LabD after copying necessary files.

- 7. On XPS to update the IP-catalog, do the rescan. *Project>Rescan User Repositories*. Now you should see the user IPs as in Figure 1.4 in the IP-catalog panel.
- 8. Now we will add a dedicated AXI bus-interconnect on which the Gray Scale hardware accelerator will be connected. Activate the Bus Interfaces tab on System Assembly View. From IP Catalog panel, select and drag AXI Interconnect 1.06.a under Bus and Bridge to System Assembly View. Click Yes to confirm. Set Component Instance Name: axi\_interconnect\_3 and keep other settings as default and then click OK.
- 9. To define the clock for new axi\_interconnect\_3. In zynq tab, set FCLK\_CLK3: 150MHz in Clock Generation (which is same as the clock frequency which we have used in Pcore creation for GrayScaleIP filter). Click Validate Clocks and then OK.
- 10. Now, select the *Ports* tab, expand *axi\_interconnect\_3* and make following connections,
  - INTERCONNECT\_ACLK of axi\_interconnect\_3 = FCLK\_CLK3 of processing\_system7\_0
  - INTERCONNECT\_ARESETN of axi\_interconnect\_3 = FCLK\_RESET3\_N of process-ing\_system7\_0
- 11. Similarly, add AXI Video DMA under DMA and Timer and gray\_scale\_top to the system. Name the new VDMA instance as axi\_vdma\_1 and gray\_scale\_top instance as gray\_scale\_top\_0. Keep them unconnected for the moment by selecting User will make necessary connections and settings in the configuration dialog.
- 12. We will need a bus-slave for the VMDA master in the PS. For this on Zynq tab, click on High Performance AXI 32b/64b Slave Ports. In the XPS Core Config expand S\_AXI, select Enable AXI PS Slave #1 (Figure 1.5), and click OK.
- 13. Make following Bus-Interfaces for axi\_vdma\_1,
  - $S\_AXI\_LITE = axi\_interconnect\_1$
  - $M\_AXI\_MM2S \& M\_AXI\_S2MM = axi\_interconnect\_3$
  - S\_AXIS\_S2MM = gray\_scale\_top\_0\_OUTPUT\_STREAM
- 14. For  $gray\_scale\_top\_\theta$  make these connections,
  - $S\_AXI\_CONTROL\_BUS = axi\_interconnect\_1$
  - $\bullet$  INPUT\_STREAM = axi\_vdma\_1\_M\_AXIS\_MM2S
- 15. Make following Bus-Interfaces for processing\_system\_7,




Figure 1.4.: User IPs in the IP Catalog panel.

• For S\_AXI\_HP1, click on Bus Name. In the dialog box, select axi\_interconnect\_3 and check both axi\_vdma\_1.M\_AXI\_MM2S and axi\_vdma\_1.M\_AXI\_S2MM in Select Master(s).

Figure 1.6 shows the bus-interconnections for the newly added IPs.

- 16. Now for the port connections, activate *Ports* tab. Expand *axi\_vdma\_1* ports and make the port connections as below,
  - m\_axis\_mm2s\_aclk = processing\_system7\_0::FCLK\_CLK3
  - s\_axis\_s2mm\_aclk = processing\_system7\_0::FCLK\_CLK3
  - s\_axi\_lite\_aclk = processing\_system7\_0::FCLK\_CLK0
  - m\_axi\_mm2s\_aclk = processing\_system7\_0::FCLK\_CLK3




Figure 1.5.: HP Slave port for VDMA master instantiation.




Figure 1.6.: Bus-interconnections for the newly added IPs.

- m\_axi\_s2mm\_aclk = processing\_system7\_0::FCLK\_CLK3
- mm2s\_fsync = axi\_vdma\_0\_mm2s\_fsync\_out

- 1. Lab D: Video processing on ZedBoard and Hardware Implementation of Gray Scale Filter
  - s2mm\_fsync = axi\_vdma\_0\_mm2s\_fsync\_out

These connections include the clock signals and frame synchronization signals required for synchronizing with the input frame sequence.

- 17. Expand gray\_scale\_top\_0 ports, connect the interrupt port to processing\_system%0 as earlier and make the following port connections,
  - OUTPUT\_STREAM > aclk = processing\_system7\_0\_FCLK\_CLK3
  - INPUT\_STREAM > aclk = processing\_system7\_0\_FCLK\_CLK3
  - S\_AXI\_CONROL\_BUS > aclk = processing\_system7\_0\_FCLK\_CLK3
- 18. Expand processing\_system7\_0 and make this connection,
  - $\bullet \ (BUS\_IF) \ S\_AXI\_HP1 \gt S\_AXI\_HP1\_ACLK = processing\_system7\_0\_FCLK\_CLK3$

Figure 1.7 shows the port connections for the new IPs.




Figure 1.7.: The port-connections for the newly added IPs.

19. Verify that the addresses for each peripheral has been auto-generated (*Addresses* tab). If there are some unmapped addresses, click the *Generate Addresses* button (on top right), to generate the addresses.

20. Add the following parameter values in the file *system.mhs* below the instance declaration of *axi\_vdma\_1*. This code sets the hardware configuration for the VDMA IP module (Data widths, line buffer, fsync, etc.).

```
BEGIN axi_vdma
PARAMETER INSTANCE = axi_vdma_1
PARAMETER HW_VER = 5.04.a
# Start copying from here
PARAMETER C_INCLUDE_SG = 0
PARAMETER C_INCLUDE_MM2S = 1
PARAMETER C_M_AXLS2MM_DATA_WIDTH = 64
PARAMETER C_M_AXLMM2S_DATA_WIDTH = 64
PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 32
PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 32
PARAMETER C_S2MM_LINEBUFFER_THRESH = 8
PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
PARAMETER C_INTERCONNECT_M_AXLS2MM_AW_REGISTER = 8
PARAMETER C_INTERCONNECT_M_AXLS2MM_AR_REGISTER = 8
PARAMETER C_INTERCONNECT_M_AXLS2MM_W_REGISTER = 8
PARAMETER C_INTERCONNECT_M_AXLS2MM_R_REGISTER = 8
PARAMETER C_INTERCONNECT_M_AXLS2MM_B_REGISTER = 8
PARAMETER C_USE_FSYNC = 1
PARAMETER C_FLUSH_ON_FSYNC = 1
PARAMETER C_INCLUDE_S2MM_SF = 0
PARAMETER C_INCLUDE_MM2S_SF = 0
PARAMETER C_PRMRY_IS_ACLK_ASYNC = 1
PARAMETER C_INCLUDE_S2MM_DRE = 1
PARAMETER C_INCLUDE_MM2S_DRE = 1
PARAMETER C_INTERCONNECT_S_AXI_LITE_AW_REGISTER = 8
PARAMETER C_INTERCONNECT_S_AXI_LITE_AR_REGISTER = 8
PARAMETER C_INTERCONNECT_S_AXI_LITE_W_REGISTER = 8
PARAMETER C_INTERCONNECT_S_AXI_LITE_R_REGISTER = 8
PARAMETER C_INTERCONNECT_S_AXI_LITE_B_REGISTER = 8
PARAMETER C_S2MM_LINEBUFFER_DEPTH = 4096
PARAMETER C_S2MM_MAX_BURST_LENGTH = 16
PARAMETER C_MM2S_LINEBUFFER_DEPTH = 4096
PARAMETER C_MM2S_MAX_BURST_LENGTH = 16
PARAMETER C_INTERCONNECT_M_AXLS2MM_WRITE_FIFO_DEPTH = 512
PARAMETER C_INTERCONNECT_M_AXLS2MM_WRITE_ISSUING = 8
PARAMETER C_INTERCONNECT_M_AXLS2MM_WRITE_FIFO_DELAY = 1
PARAMETER C_INTERCONNECT_M_AXLMM2S_AW_REGISTER = 8
PARAMETER C_INTERCONNECT_M_AXLMM2S_AR_REGISTER = 8
PARAMETER C_INTERCONNECT_M_AXLMM2S_W_REGISTER = 8
PARAMETER C_INTERCONNECT_M_AXLMM2S_R_REGISTER = 8
PARAMETER C_INTERCONNECT_M_AXLMM2S_B_REGISTER = 8
PARAMETER C_INTERCONNECT_M_AXLMM2S_READ_FIFO_DEPTH = 512
PARAMETER C_INTERCONNECT_M_AXLMM2S_READ_FIFO_DELAY = 1
```

```
PARAMETER C_INTERCONNECT_M_AXLMM2S_READ_ISSUING = 8 # End copying here 
PARAMETER C_BASEADDR = 0 \times 43000000 PARAMETER C_HIGHADDR = 0 \times 4300ffff
```

- 21. Click Run DRCs. Run DRCs will finish with "Done!" message. **NOTE:** There will be some bogus error messages (EDK:4207, EDK:4208, and EDK:4209), please ignore those.
- 22. Generate the bit stream. It will take about 30mins, so you can go and take a short coffee break!
- 23. Bit generation will complete without errors and prints "bitstream generation is complete" message on the console.
- 24. Last step here is to export the design, click Export Design. Select Include Bitstream and BMM and click Export & Launch SDK.
- 25. In Workspace Launcher dialog, Browse to LabD's SDK\_Workspace. Click OK.

## Questions:

- 1. Describe the AXI4 Streaming interface? (ref. User manual, ug902)
- 2. Which peripherals are connected to *axi\_interconnect\_3* and what determines its operating frequency?
- 3. What are the fsync signals in the port connections for axi\_vdma\_1? (ref. to LogiCORE IP product guide, pg020)
- 4. Explain about the bus interfaces for axi\_vdma\_1 and gray\_scale\_top\_0 and how is the video frame data handled and processed?
- 5. What is an openCV library? (ref. to www.opencv.org)

#### 1.4. Software Implementation for Hardware Accelerated System

After the last step of the previous section, the SDK window for software implementation will open. The *Project Explorer* panel will already be populated with the project  $hw\_platform$  and BSP ( $standalone\_bsp\_0$ ).

- 2. Import hw\_config.c and hw\_config.h from the c docs/LabD into src of video\_filter\_sw
  project.
- 3. Open the main.c file under *video\_filter\_sw*. Include these files in the header,

```
#include "xgray_scale.h"
#include "hw_config.h"
```

XGray\_scale xGrayScaleFilter;

4. Add the following code to main() function, immediately after the hardware platform initialization step (Figure 1.8),

Figure 1.8.: main() function, immidiately after hardware platform initialization step.

- 5. Clean all the errors (if any) related to new peripherals in the SDK.
- 6. Change the *main.c*, such that it displays the hardware processed video stream on pressing key 'h' (similar to that in Lab C).
- 7. After making these changes, program FPGA with the current hardware and the software.

## 1.5. Application Profiling

Now we will profile the SW application to find the computational load on the ARM processor. The ARM Cortex-A9 processor provides a set of performance monitor registers, that can be used for benchmarking and cycle-accurate profiling of the software. The *Cycle Count Register* counts processor clock cycles. To profile a part of code in a software, we can read the *Cycle Count Register* value before and after that particular code.

- 1. In SDK, open the main.c file and include "profile\_cnt.h" file (#include "profile\_cnt.h"). The profile\_cnt.h is already present in your project hierarchy in the src folder. The file profile\_cnt.h contains following profiling functions,
  - EnablePerfCounters: enables the user access to performance monitor registers

- 1. Lab D: Video processing on ZedBoard and Hardware Implementation of Gray Scale Filter
  - get\_cyclecount: returns the current value of Cycle Count Register which indicates the processor clock cycles
  - 2. init\_perfcounters: resets the Cycle Count Register. Always set enable\_divider to 0 when calling this function.
- 3. In *main.c*, enable the performance monitor registers for profiling (hint: EnablePerfCounters function).
- 4. Use the above mentioned functions in the main function to determine the number of processor clock cycles consumed by the software function for Gray scale conversion. Print the results on the minicom terminal using *xil\_printf*.

### Questions:

- 6. How many CPU clock cycles does the gray scale conversion function takes for execution?
- 7. How much time (in ms) is it required to process single frame by the CPU?
- 8. Why does the number of CPU cycles vary for each frame processing?

#### 1.6. Conclusions

Now we have implemented a complete hardware accelerated video processing system on ZedBoard. This is the end of Lab D and the laboratory part of the SDS course. By the end of this laboratory you should be in position to understand these concepts,

- Basics about ZedBoard for system prototyping.
- High level synthesis using industry standard tools from Xilinx.
- Implementation of video processing systems on FPGA.
- HW-SW co-design for video processing applications.
- Acceleration of the application using hardware accelerators.
- Using auto-generated software driver files from Xilinx HLS to build application software code.
- Performance analysis of the System.

# **Bibliography**

- [1] ITRS-2011, www.itrs.net
- [2] ANSI, IEEE Standards Board, IEEE Standard VHDL Language Reference Manual: IEEE Std 1076-1993, New York, 1988, ISBN 1559373768
- [3] Peter J. Ashenden, Designer's Guide to Vhdl, Morgan Kaufmann Publishers, 1995, ISBN 1558602704
- [4] Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Book Company, 1994, ISBN 0070163332
- [5] Jayaram Bhasker, A VHDL Primer, Prentice Hall, Englewood Cliffs, 1998, ISBN 0130965758
- [6] Zedboard, www.zedboard.org.
- [7] Zedboard Hardware User's Guide v1.1, Aug 2012, Digilent.
- [8] LogiCORE IP AXI Video Direct Memory Access v6.1, PG020, Dec 2013.
- [9] Xilinx, www.xilinx.com.
- [10] Vivado Design Suite Tutorial, UG871, June 2013, Xilinx.
- [11] OV7670 (2006): OV7670/OV7171 CMOS VGA (640x480) CAMERACHIPT M with OmniPixel Technology, OmniVision Technologies Inc.
- [12] PG, ADV7511 (2012): Low-Power HDMI Transmitter Programming Guide, Analog Devices, Inc.
- [13] Zynq-7000 All Programmable SoC TRM v1.7, UG585, Feb 2014, Xilinx.
- [14] Vivado Design Suite User Guide, High-Level Synthesis, UG902(v2013.2), June 19, 2013, Xilinx.
- [15] Introduction to Zynq- $7000^{TM}$  All Programmable SoC, Speedway.
- [16] Umair Razzaq, Design Space Exploration for Embedded Vision Applications on Zynq FPGA using HLS, 2013, Master Thesis, EDA-TUM.