

Quantization (TF32, FP32, FP16, BFP16)

Automatic Mixed Precision (PyTorch)



Outlines

PyTorch Compiler Sophia Optimizer

Training BERT Model (MLM, NSP)





Hamed Farkhari Quantization

My GitHub; Codes and Examples

https://github.com/HFarkhari/Mixed_Precision_Training

Mixed-Precision using Tensor Cores Series

https://youtube.com/playlist?list=PL5B692fm6--vi9vC5EDBFsfTBnrvVbl40

Training BERT by James Briggs

https://youtube.com/playlist?list=PLIUOU7oqGTLgQ7tCdDT0ARlRoh1127NSO








FP32, TF32, FP16, BF16

https://developer.nvidia.com/blog/accelerating-ai-training-with-tf32-tensor-cores/




FP32, TF32, FP16, BF16

https://developer.nvidia.com/blog/accelerating-ai-training-with-tf32-tensor-cores/

TensorFloat32 (TF32) support

FP16 gives a further speedup of up to ~2x, as 16-bit Tensor Cores are 2x faster than
 TF32 mode



FP32, TF32, FP16, BF16

https://developer.nvidia.com/blog/accelerating-ai-training-with-tf32-tensor-cores/

TensorFloat32 (TF32) support

- TF32 mode accelerates <u>Only</u> convolution and matrix-multiply layers, including linear and fully connected layers, recurrent cells, and attention blocks.
- TF32 <u>does not apply</u> to layers that <u>are not</u> convolution or matrix-multiply operations
 (for example, batch normalization), as well as optimizer or solver operations.
- All storage in memory and other operations remain completely in FP32, only convolutions and matrix-multiplications convert their inputs to TF32 right before multiplication.
- Tensor storage is not changed when training with TF32. Everything remains in FP32, or whichever format is specified in the script.

Quantization (TF32, FP32, FP16, BFP16)

Hamed Farkhari Quantization

- TF32 is the default mode for AI on A100 when using the <u>NVIDIA optimized deep</u>
 <u>learning framework containers</u> for TensorFlow, PyTorch, and MX Net, starting with the 20.06.
- PyTorch 1.7, TensorFlow 2.4, nightly builds for MXNet 1.8 (minimum version).
- cuDNN version 8.0 and greater.
- cuBLAS version 11.0 and greater.
- cuSOLVER
- cuTENSOR version 1.1.0 and greater.

- Tensor cores are <u>programable</u>, with <u>CUDA</u> code and <u>WMMA</u>.
- TF32 mode is the default option for AI training with 32-bit variables on Ampere GPU architecture (A100, RTX 30 series, RTX 40 series).
- TF32 is only exposed as a Tensor Core operation mode, not a type.
- Achieves the same accuracy as FP32 training, requires no changes to hyperparameters for training scripts.
- BF16 is introduced as Tensor Core math mode in cuBLAS 11.0 and as a numerical type in CUDA 11.0.
- Deep learning frameworks and AMP support BF16.

PERFORMANCE

How does one know tensor cores were used?

```
Quantization
(TF32, FP32,
FP16, BFP16)
```

```
import torch
import torch.nn
bsz, inf, outf = 256, 1024, 2048
                                                  FP16 input
tensor = torch.randn(bsz, inf).cuda().half()
layer = torch.nn.Linear(inf, outf).cuda().half()
                                                  FP16 output
layer(tensor)
                                                  Tensor core 884
Running with:
nvprof python test.py
Produces (among with other output):
                                          volta fp16 s884gemm fp16.
37.024us 1 37.024us 37.024us 37.024us
```

https://youtu.be/tAIakfEt-tI

nvprof --log-file results/nvprof_log.txt python train.py

Quantization (TF32, FP32, FP16, BFP16)

```
Min
                       Max
                            Name
  Avg
                            volta_fp16_s884gemm fp16_128x64_ldg8_f2f_nn
898us
        27.456us
                  3.7446ms
                            volta_fp16_s884gemm_fp16_256x128_ldg8_f2f_nn
3.74us
        58.335us
                  6.2330ms
                            volta_fp16_s884gemm_fp16_256x128_ldg8_f2f_nt
        152.83us
                  5.5497ms
1619ms
                            volta_fp16_s884gemm_fp16_256x64_ldg8_f2f_nn
079us
        41.760us
                  1.0913ms
                            volta_fp16_s884gemm_fp16_128x128_ldg8_f2f_nt
1.27us
                  1.4038ms
        36.767us
                            volta_fp16_sgemm_rp16_128x64_nt
3465ms
        42.560us
                  4.1843ms
```

GPU Compute Capability < 8

https://developer.nvidia.com/cuda-gpus

Quantization (TF32, FP32, FP16, BFP16)

TensorCore Performance Guidance


- Requirements to trigger TensorCore operations:
 - Convolutions:
 - Number of input channels a multiple of 8
 - Number of output channels a multiple of 8
 - Matrix Multiplies:
 - M, N, K sizes should be multiples of 8
 - Larger K sizes make multiplications more efficient (amortize the write overhead)
 - Makes wider recurrent cells more practical (K is input layer width)
- If you're designing models
 - Make sure to choose layer widths that are multiples of 8
 - Pad input/output dictionaries to multiples of 8
 - Speeds up embedding/projection operations
- If you're developing new cells
 - Concatenate cell matrix ops into a single call


https://youtu.be/i8-Jw48Cp8w

FP32, FP16, BFP16

Mixed Precision Process

- I. FP16 weights
- 2. Compute loss fp16
- 3. Convert loss fp16 (single value) to fp32 just for scaling loss in fp32
- 4. Scale loss fp32 (*128.0)
- 5. Compute scaled gradient on fp16
- 6. Create a copy of scaled gradient from fp16 to fp32
- 7. Divide scaled gradient (fp32) by scale factor (/128.0)
- 8. Clip gradient
- 9. Apply gradient fp32 on fp32 weights (Master weights which is a copy of weights in fp32)
- 10. Convert fp32 weights to fp16
- 11. Transfer fp16 weights to the model.





FP32, FP16, BFP16


Quantization (TF32, FP32, FP16, BFP16)


Mixed Precision Process Tips

Prevent overflow

Loss should calculate in fp32
logits in fp16 --> should convert to fp32,
labels in int32,
Calc cross entropy loss(logit(fp32), labels(int32)) --> loss in fp32.

- You can convert your input tensors from fp32 to fp16.
 NLP, input tensors are integer (Tokenizer output),
 Not possible to convert INT32 to fp16.
- Reductions that make overflow and can not recover from it (should be in fp32)
 Batch normalization layers, SoftMax layers, Pow, Exp, range expanding math functions.
- Prevent gradient underflow scale the loss value.
- Save
 save master weights gradient (model weights in fp32)
 scale factor (i.e., 128.0)
- BFP16
 No need for scaling loss







FP32, FP16, BFP16

Quantization (TF32, FP32, FP16, BFP16)


Mixed Precision Process

- 1. FP16 weights (change only BN, SoftMax layers, ... → from fp16 to fp32)
- 2. Compute logits fp16
- 3. Convert logits fp16 to fp32 → Calculate loss in fp32
- 4. Scale loss fp32 (*128.0)
- 5. Compute scaled gradient on fp16
- 6. Create a copy of scaled gradient from fp16 to fp32
- 7. Divide scaled gradient (fp32) by scale factor (/128.0)
- 8. Clip gradient
- 9. Apply gradient fp32 on fp32 weights (Master weights which is a copy of weights in fp32)
- 10. Convert fp32 weights to fp16
- 11. Transfer fp16 weights to the model.






Hamed Farkhari



Any Question?



Thanks







Hamed Farkhari Quantization