Hyunjoong Lee

M.S. Candidate, School of Electronic and Electrical Engineering
Kyungpook National University (KNU), Daegu, Republic of Korea

(+82) 10-2054-8887 guswnd0403@knu.ac.kr sites.google.com/knu.ac.kr/lhj0403

Professional Profile

I am an M.S. candidate in the AI-Embedded Software on Chip Lab at Kyungpook National University, advised by Prof. Daejin Park. I work on **real-time embedded systems and timing-predictable automotive software for Software-Defined Vehicles (SDVs)**. I take control and AI algorithms past the model stage onto automotive MCUs (Infineon AURIX TC375/TC397, NXP S32K344), real motors, in-vehicle networks, and embedded Linux, working down to linker scripts, bootloaders, and device drivers, and measure how they actually behave. My work includes an end-to-end HILS demonstrator for a **Hyundai Motor Company** project, a first-author paper at **EMSOFT 2026** (to appear in **IEEE TCAD**), first-author presentations at seven international conferences (six oral, one poster), and talks at lab tutorial seminars, the lab symposium, and industry workshops.

Research Interests: Real-Time Embedded Systems · Timing-Predictable Automotive Software · Software-Defined Vehicles · EIL/HIL Validation · Mixed-Criticality Control · HW/SW Co-Design · Embedded AI

EMSOFT'26 / IEEE TCAD | **Hyundai Motor HILS** | **6 Oral + 1 Poster** | **7 SW Copyrights** | **13 Lab Talks**

Education

Kyungpook National University (KNU), Daegu, Korea — Mar 2025 – Feb 2027 (expected)
M.S. in Electronic and Electrical Engineering, School of Electronic and Electrical Engineering — GPA 4.22/4.30
Convergence Major in Future Vehicle Software | Advisor: Prof. Daejin Park | AI-Embedded Software on Chip Lab
Thesis (in progress): *On the Hardware–Software Gap in Runtime Control* (working title)
Coursework: Advanced Operating Systems, Advanced Computer Architecture, Embedded Software Design, Special Topics in Control II, Future Vehicle SW Convergence Seminar I, Industry–Academia Projects

Kyungpook National University (KNU), Daegu, Korea — Mar 2019 – Feb 2025
B.S. in Electronics Engineering, School of Electronics Engineering, College of IT Engineering — GPA 3.72/4.30
Undergraduate researcher, AI-Embedded Software on Chip Lab (2024 – 2025)
Coursework: Operating Systems, Computer Architecture, Microprocessor Design Lab, Data Structures, Automatic Control, Data Communications

Industry–Academia Project

Edge AI Fault-Diagnosis HILS Demonstrator — Mar 2026 – Oct 2026
Hyundai Motor Co. — *PHM Fault-Diagnosis Model Lightweighting & Embedded Methodology*; HILS integration (25%)

- Built the full HILS chain **CARLA** → **NXP MCSPTE1AK344 (S32K344) driving a real PMSM** → **CAN** → **Infineon AURIX TC397 CNN** → **FreeMASTER monitoring**, with CARLA vehicle speed driving the physical motor in real time.
- Stabilized bidirectional FOC Tracking↔Sensorless transitions by tuning current, back-EMF, and hand-over guard conditions: five consecutive round trips and 97.9 s of continuous CAN commands with zero rejects, watchdog trips, FOC faults, or fallbacks.
- Generated a 22-dimensional CNN input vector in real time (2 kHz sampling, 1024-sample windows every 0.512 s, double buffering, Hann window with Goertzel extraction of mechanical orders) with zero overruns or dropped samples.
- Integrated the teammates' int16-quantized CNN on the TC397 into the HILS chain and verified it against self-defined golden vectors (31 samples over 5 classes, maximum deviation 1 ppm).
- Designed a lossless CAN transport for 22 float32 features (12 frames in 3.2 ms at 500 kbit/s with sequence, mask, and XOR commit checks): zero bad or dropped frames over three repeated runs. Demonstrated normal → borderline → fault transitions through on-board fault injection.

Research Experience

Binding-Time Analysis of the Hardware–Software Gap in Runtime Control — 2026 – Present
M.S. Thesis

- Framing hardware–software partitioning as a choice of *binding time*, the instant a control decision becomes irrevocable, and root-causing fragmented control performance on a Xilinx Zynq-7020 at clock-cycle and register level with paired HW/SW implementations and a bit-exact datapath model.
- Showed that committing a result 160 ns later separated a stable loop from an unstable one, and that the *order* of asynchronous software delays, not only their distribution, decided stability. Designed commit-delay-aware

controllers and a judgment-to-use atomic commit.

Command-Authority Scheduling for Mixed-Criticality SDV Control May 2026 – Present
[U1] IEEE Access (under review)

- Proposed CAS, which converts low-criticality service outputs into role-constrained authority claims under per-tick ceilings synthesized from an identified plant model and an ISO 15622 / RSS / UN R79 response envelope.
- On a FreeRTOS-based AURIX TC375 ECU-in-the-loop platform with real-time CARLA, CAS never left the envelope and, against a service-free baseline, cut RSS-distance violations by 97% and safety-governor interventions by 90%, with a worst-case receive-to-transmit time of 167 μs (1.7% of the 10 ms period).

Reproducible Distributed ECU-in-the-Loop Co-Simulation (JSEC) Oct 2025 – Oct 2026
[J3] EMSOFT 2026 / IEEE TCAD

- Built a distributed CARLA–Simulink (14-DOF vehicle dynamics)–AURIX TC375 testbed over UDP, with a byte-level TRIG/ACT/LOG packet protocol and non-blocking logging. It first served as a ride-comfort testbed for hybrid imitation-learning and PPO control.
- Proposed JSEC, which maps admitted ECU events to fixed-step plant advancement with bounded catch-up execution. Raised mean R^2 across repeated runs from 0.410 to 0.947 (correlation 0.782 $\rightarrow$ 0.974) with under 1% execution-time overhead.

On-Chip ADC Variability for Early Detection of Software-Induced Margin Degradation Dec 2025 – Jul 2026
[C6] IPFA 2026

- Designed five software-induced stress scenarios on an AURIX TC375 (computational load, interrupt jitter, resource contention, analog-margin reduction, simultaneous switching noise) and showed that stress first appears as increased ADC output *variability* while ISR runtime and ADC means stay nominal.
- Defined a 3σ threshold that separates latent stress from environmental noise, including PWM-driven external motor loads, with no extra sensors or hardware changes.

Architecture-Aware Neural Firmware Compression via Knowledge Distillation Jun 2025 – Feb 2026
[C5] ICAIIC 2026

- Distilled a Transformer teacher into a lightweight GRU student that predicts the next byte of TriCore firmware and drives an arithmetic coder, trained on about 60 TC375 firmware images (ADC, UART, PWM, DMA, timer, and CAN).
- Reached 1.524 bpb (19.05% of the original size), about 38% better than LZMA, with a 0.25 MB decoding footprint (about 94% lower). Python-vs-C cross-validation confirmed bit-exact decoding.

Earlier Research: Embedded Vehicle Control, Perception, and Emulation Jan 2024 – Jun 2025
[C1]–[C4], [J1], [J2]

- **Adaptive sliding-mode control** [C4]: tuned Super-Twisting gains online with a rule-based empirical RL update (no neural-network training) and blended linear and nonlinear sliding surfaces.
- **Multithreaded PID control** [C3]: parallelized sensing, computation, and actuation with precomputed control candidates in portable C on QEMU–Simulink, cutting average settling steps by about 32.3%.
- **Camera-only depth mapping** [C2, J2]: LiDAR-free stereo depth maps with a custom 3×3 convolution kernel and shadow removal, at real-time rates without deep-learning models.
- **ADAS emulation and adaptive parking** [C1, J1]: Smart Cruise Control and Lane Keeping Assist with YOLO detection and ESP32 control, plus a driver-adaptive four-camera parking assistant.

Engineering Projects

TC375 Bootloader and Linker-Script Partitioning Aug 2025
TASKING linker script (LSL), startup code, boot flow

- Analyzed the TC375 TASKING LSL section by section (memory map, vector tables, CSA and stacks in DSPR0, BMHD in UCB) and split it into a 128 KB bootloader image in PFLASH0 and an application image at `0xA002_0000`.
- Prototyped a minimal bootloader that rejects an erased application entry word, disables interrupts, clears PCXI, and jumps to the application, after tracing the TC3xx start-up flow (BMHD/HWCFG boot modes, C-runtime copy tables, BIV/BTV).

TriCore Firmware Binary Analysis and Runtime Code Loading Aug 2025
Linker maps, Intel HEX, instruction encoding

- Patched variable initial values and retargeted a TriCore `CALL` (opcode `0x6D`, PC-relative offset) directly in Intel HEX with recalculated checksums, without rebuilding, and verified the change on the board.
- XOR-encrypted a function body in Flash, then decrypted and copied it into RAM at runtime and executed it through a function pointer (a TRAP occurs without decryption).

Simulink MBD-to-AURIX Code Integration Automation Jul 2025
Model-based design, code generation, Python tooling

- Wrote Python tools that parse Embedded Coder output by function-name and comment patterns, insert TC375 PWM/ADC driver code, and generate `Cpu0_Main.c`, replacing manual integration.

- Validated Sine→PWM and ADC→PID→PWM models end to end on a real AURIX TC375 board.

Linux UART Device Driver with CRC/ECC and Huffman Coding Dec 2024 – Jan 2025

Lab coding camp — team lead (5 members), integration & debugging

- Wrote a GPIO-based UART receive driver for two BeagleBone boards as a loadable kernel module exposing a character device: a falling-edge IRQ starts an `hrtimer` that samples each bit and re-arms with `hrtimer_forward_now()`, and `read()` copies buffered frames to user space.
- Framed 32-bit blocks with SEC-DED (7 bit) and CRC16 into 55-bit packets that detect errors and correct 1-bit errors. After Huffman coding broke the fixed-length checks, redesigned the format with header-separated regions and a double-buffered encode/transmit thread pipeline (mutex and condition variable).

uClinux Bring-Up on STM32F429 Nov 2024

Embedded Linux, bootloader, toolchain

- Built and flashed U-Boot (128 KB), an XIP kernel (768 KB), and ROMFS (512 KB) on an STM32F429I-DISC1, fixing host toolchain issues (i386 libraries, `timeconst.pl`, `libfdt` header conflicts), and ran cross-compiled BFLT applications from a UART console.
- Traced the vmlinux VMA/LMA layout, XIP execution, and the BFLT loader's Flash-to-RAM relocation path on a no-MMU system.

Adaptive Auto-Parking Control: PID, MPC, and Disturbance Compensation Aug 2024 – Sep 2024

Control design in MATLAB/Simulink and C

- Implemented gain-scaled adaptive PID (Simulink) and MPC (MATLAB and C), and added Kalman-filtered disturbance compensation that suppresses control spikes at disturbance onset.

Teaching & Technical Seminars

Guest Lecturer & Lab Assistant, LIG Nex1 Embedded Systems Workshop Sep 2025

Industry workshop organized by Prof. Daejin Park

- Delivered the uClinux session (building uClinux on STM32F429, explaining XIP execution and BFLT relocation with `objdump`) and ran the TRACE32 hands-on demo on a TC375 (breakpoints, `Var.Watch`, peripheral views).

Teaching Assistant, Embedded Software Lectures for Industry Engineers Multiple sessions

Hyundai Motor Company, Hyundai AutoEver, LIG Nex1 (basic/advanced) — lab setup and hands-on support

Lab Tutorial Seminars & Symposium Talks Jul 2024 – Sep 2025

AI-Embedded Software on Chip Lab — 13 hands-on presentations with build steps, board results, and troubleshooting notes

Jul 2024 **CARLA Simulator** — Unreal Engine source build, Python API, camera/LiDAR/GNSS/IMU sensor examples
Sep 2024 **MPC Utilization** — DC-motor MPC in MATLAB and C, Simulink MPC tuning, disturbance rejection
Sep 2024 **Linking MATLAB & C** — MEX, MATLAB Engine API, MATLAB Coder, Simulink C Caller
Nov 2024 **STM32–Simulink** — code generation, CubeMX timer/PWM, DC motor through an L298N driver
Nov 2024 **uClinux on STM32F429** — U-Boot, XIP kernel, ROMFS, BFLT applications, loader analysis
Dec 2024 **QEMU/KVM Setup** — cloud-image VMs, libvirt, SSH forwarding for Simulink co-simulation
Feb 2025 **Reinforcement Learning in MATLAB** — Q-learning on a custom MDP, DQN cart-pole with RL Designer
May 2025 **Simulink–QEMU** — Cortex-M3 ELF on QEMU, TCP link to Simulink, startup code, linker script, and Makefile
May 2025 **NXP MCSPTE1AK344** — S32DS, EB tresos, RTD, and AMMCLib toolchain, PMSM FOC with FreeMASTER
Jul 2025 **Simulink MBD on TriCore** — Embedded Coder to TC375 integration automation
Aug 2025 **TriCore HEX Modification** — map files, Intel HEX, `CALL` re-encoding, runtime decryption
Aug 2025 **Infineon MemTool** — selective flash/verify/erase, protection settings, UCB risk analysis
Sep 2025 **TRACE32 (ARM & TriCore)** — TC375 bring-up, mixed C/assembly views, program/write/access breakpoints

Publications

IEEE TCAD (EMSOFT) ×1 **KCI Journal ×2** **Int'l Conference ×6** **Under Review ×1** First author on all

Journal Articles

[J3] **H. Lee** and D. Park, "JSEC: Jitter-to-Step Execution Contracts for Reproducible Distributed ECU-in-the-Loop Co-Simulation," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, to appear.
EMSOFT 2026 Journal Track (ACM/IEEE Int. Conf. on Embedded Software), accepted Aug. 2026; presented at EMSOFT 2026 (ESWEEK 2026), Barcelona, Spain, Oct. 7, 2026. (Oral)

[J2] **H. Lee** and D. Park, "Real-Time Depth Map Using Stereo Vision and Convolutional Filtering," *Journal of the Korea Institute of Information and Communication Engineering (JKIICE)*, vol. 29, no. 9, Sep. 2025. (KCI)

[J1] **H. Lee** and D. Park, "Auto Parking Assistance Control using Human-Activity Feedback-based Embedded Software Emulation," *Journal of the Korea Institute of Information and Communication Engineering (JKIICE)*, vol. 28, 2024. (KCI)

Manuscripts Under Review

[U1] **H. Lee** and D. Park, "Command-Authority Scheduling for Bounded Low-Criticality Service Influence in Mixed-Criticality SDV Control," *IEEE Access*, under review (revised manuscript submitted), 2026.

International Conference Papers

[C6] **H. Lee** and D. Park, "Early Detection of Software-Induced Internal Margin Degradation in Automotive MCUs Using On-Chip ADC Variability," in *Proc. IEEE Int. Symp. on the Physical and Failure Analysis of Integrated Circuits (IPFA)*, Singapore, Jul. 2026. (Oral)

[C5] **H. Lee**, H. Kim, and D. Park, "Architecture-Aware Neural Compression for TriCore Firmware using Knowledge Distillation," in *Proc. Int. Conf. on Artificial Intelligence in Information and Communication (ICAIIC)*, Tokyo, Japan, Feb. 2026. (Oral)

[C4] **H. Lee** and D. Park, "Lightweight Empirical Reinforcement Learning Driven Adaptive Super-Twisting Control with Fused Linear-Nonlinear Sliding Surfaces for Embedded Vehicle Control," in *Proc. 51st Annual Conf. of the IEEE Industrial Electronics Society (IECON)*, Madrid, Spain, Oct. 2025. (Oral)

[C3] **H. Lee** and D. Park, "Advanced Real-Time Performance QEMU Emulated Automotive Control System with a Multithreaded PID Controller," in *Proc. IEEE Int. Conf. on Consumer Electronics – Taiwan (ICCE-TW)*, Kaohsiung, Taiwan, Jul. 2025. (Oral)

[C2] **H. Lee** and D. Park, "Convolution-Based Depth Map With Shadow Removal Using Cameras for 3D Mapping in Autonomous Vehicle Driving," in *Proc. IEEE Int. Symp. on Intelligent Signal Processing and Communication Systems (ISPACS)*, Kaohsiung, Taiwan, Dec. 2024. (Oral)

[C1] **H. Lee** and D. Park, "Multi-Camera Interoperable Emulation Framework Using Embedded Edge-Cloud AI Computing for Autonomous Vehicle Driving," in *Proc. IEEE Vehicular Networking Conf. (VNC)*, Kobe, Japan, May 2024. (Poster)

Software Copyright Registrations

Korea Copyright Commission; holder: KNU Industry–Academic Cooperation Foundation; co-developed with Prof. D. Park.

[S7]	TriCore-Based Intel HEX Firmware Compression, No. C-2025-044871	Oct 2025 · [C5]
[S6]	Real-Time Depth Map Using Stereo Vision, No. C-2025-044868	Oct 2025 · [J2]
[S5]	Adaptive Super-Twisting Control, No. C-2025-044867	Oct 2025 · [C4]
[S4]	QEMU-Based Multi-Threaded Automotive Control, No. C-2025-044866	Oct 2025 · [C3]
[S3]	Depth Map Generation Program for 3D Mapping, No. C-2024-054193	Dec 2024 · [C2]
[S2]	Autonomous Driving Emulation Program, No. C-2024-052879	Dec 2024 · [C1]
[S1]	Parking Assistance Control Adjustment, No. C-2024-051914	Dec 2024 · [J1]

Technical Skills

Programming	C, C++, Python, MATLAB, Bash; reading ARM and TriCore assembly; Makefiles and linker scripts
MCUs & Boards	AURIX TC375/TC397 (TriCore), NXP S32K344, STM32F429, Xilinx Zynq-7020, BeagleBone
Firmware & OS	Bootloaders, linker scripts (TASKING LSL, GNU ld), startup code, Timers/ISR, PWM, ADC, DMA, FreeRTOS, uClinux, Linux kernel-module device drivers, cross-compilation, ELF/map/Intel HEX
Networks	CAN, UART, UDP, TCP/IP, Ethernet (LwIP)
Debug & Flash	TRACE32, Infineon MemTool, FreeMASTER, AURIX Dev. Studio, S32DS, EB tresos, OpenOCD
Simulation	MATLAB/Simulink, Embedded Coder, CARLA, QEMU/KVM, ROS/ROS 2, Docker, WSL2
Control	PID, MPC, sliding-mode/super-twisting control, PMSM FOC, Kalman filter, disturbance observer
AI/ML & Vision	PyTorch, RL (DQN, PPO), imitation learning, knowledge distillation, OpenCV, YOLO, Open3D

Languages, Certifications & Other

- **Languages:** Korean (native), English (OPIc Intermediate High, ACTFL) — May 2026
- **Computer Specialist in Spreadsheet & Database, Level 1**, Korean national certification (KCCI) — Oct 2020
- **XR Expert Training Program** (48 h, Unity/C#), Daegu VR·AR Production Center — Oct 2022 – Dec 2022
- **Military Service:** completed as Social Service Personnel — Jan 2021 – Oct 2022

References

Prof. Daejin Park (M.S. Advisor), School of Electronics Engineering, KNU — boltanut@knu.ac.kr