ECE408/CS483/CSE408 Spring 2023

Applied Parallel Programming

Lecture 3: Kernel-Based Data Parallel Execution Model

Course Reminders

- Lab 0 is due this Friday at 8pm US Central time
 - Easy lab, but make sure to start early!
- Lab 1 is out; it is due next
 Friday, 2/3/223
 - Requires Lab 0 to be completed first
- Post your questions on Campuswire, the course staff only replies to questions posted on Campuswire.

Name	Office Hours	Office Hours Location
Xiaoyu Ma xiaoyum2@illinois.edu	Thursday 5 - 6 pm Friday 5 - 6 pm	zoom
Xiyue Zhu xiyuez2@illinois.edu	Thursday 6 - 7 pm Friday 6 - 7 pm	zoom
Huili Tao huilit2@illinois.edu	Wednesday 1 - 2 PM Friday 2 - 3 PM	zoom

Objective

- To learn more about the multi-dimensional logical organization of CUDA threads
- To learn to use control structures, such as loops in a kernel
- To learn the concepts of thread scheduling, latency tolerance, and hardware occupancy

Review – Vector Addition Kernel


```
// Compute vector sum C = A+B
// Each thread performs one pair-wise addition
  global
void vecAddKernel(float* A d, float* B d, float* C d, int n)
    int i = blockIdx.x) * (blockDim.x) + (threadIdx.x;)
    if(i < n) C d[i] = A d[i] + B d[i];
int vecAdd(float* A, float* B, float* C, int n)
// A d, B d, C d allocations and copies omitted
 // Run ceil (n/256) blocks of 256 threads each
 dim3 DimGrid(ceil(n/256), 1, 1);
 dim3 DimBlock (256, 1, 1);
 vecAddKernel<<<DimGrid DimBlock>>>(A d, B d, C d, n);
```

- A Number of blocks per dimension
- B Number of threads per dimension in a block
- C Unique block # in x dimension
- D Number of threads per block in x dimension
- E Unique thread # in x dimension in the block

Q: How many threads in total will be executed in this example?


Review – Thread Assignment for vecAdd where N = 1,000, block size = 256

```
vecAdd<<<ceil(N/256.0), 256>>>(...)
i = blockldx.x * blockDim.x + threadldx.x;
if (i<n) C[i] = A[i] + B[i];</pre>
```



Coarser Grains: Thread Assignment for vecAdd with Two Elements per Thread


```
vecAdd<<<ceil(N/(2*256.0)), 256>>>(...)
i = blockldx.x * (2*blockDim.x) + threadIdx.x;
if (i<n) C[i] = A[i] + B[i];</pre>
```




Coarser Grains: Thread Assignment for vecAdd with Two Elements per Thread

```
vecAdd<<<ceil(N/(2*256.0)), 256>>>(...)

i = blockldx.x * (2*blockDim.x) + threadldx.x;
if (i<n) C[i] = A[i] + B[i];
i = i+blockDim.x;
if (i<n) C[i] = A[i] + B[i];</pre>
```




CUDA Thread Grids are Multi-Dimensional




Example 1: Conversion of a color image to a grey–scale image






Pixels can be calculated independently

Processing a Picture with a 2D Grid




Covering a 76×62 picture with 16×16 blocks



Test (Col < width)

Test? (Row < height)

Row-Major Layout of 2D Arrays in C/C++



© David Kirk/NVIDIA and Wen-mei Hwu, 2007-2018 ECE408/CS483/ECE498al, University of Illinois, Urbana-Champaign

colorToGreyscaleConversion Kernel with 2D thread mapping to data

```
// we have 3 channels corresponding to RGB
// The input image is encoded as unsigned characters [0, 255]
__global__
void colorToGreyscaleConversion(unsigned char * grayImage, unsigned char * rgbImage,
              int width, int height)
      int Col = threadIdx.x + blockIdx.x * blockDim.x;
      int Row = threadIdx.y + blockIdx.y * blockDim.y;
      if (Col < width && Row < height) {
              // get 1D coordinate for the grauscale image
              int greyOffset = Row*width + Col;
              // one can think of the RGB image having
              // THREE times as many columns of the gray scale image
              int rgbOffset = 3 * greyOffset;
              unsigned char r = rgbImage[rgbOffset ]; // red value for pixel
              unsigned char g = rgbImage[rgbOffset + 1]; // green value for pixel
              unsigned char b = rgbImage[rgbOffset + 2]; // blue value for pixel
              // perform the rescaling and store it
              // We multiply by floating point constants
              grayImage[grayOffset] = 0.21f*r + 0.71f*g + 0.07f*b;
```

Example 2: Image Blurring (Monochrome)


(BLUR_SIZE is 5)







Each output pixel is the average of pixels around it (BLUR_SIZE = 1)




© David Kirk/NVIDIA and Wen-mei Hwu, 2007-2018 ECE408/CS483/ECE498al, University of Illinois, Urbana-Champaign

An Image Blur Kernel

```
global
  void blurKernel(unsigned char * in, unsigned char * out, int w, int h) {
    int Col = blockIdx.x * blockDim.x + threadIdx.x;
    int Row = blockIdx.y * blockDim.y + threadIdx.y;
    if (Col < w && Row < h) {
        int pixVal = 0;
 2.
        int pixels = 0;
      // Get the average of the surrounding BLUR SIZE x BLUR SIZE box
        for(int blurRow = -BLUR SIZE; blurRow <= BLUR SIZE; ++blurRow) {</pre>
 3.
          for(int blurCol = -BLUR SIZE; blurCol <= BLUR SIZE; ++blurCol) {</pre>
 4.
 5.
            int curRow = Row + blurRow;
 6.
            int curCol = Col + blurCol;
          // Verify we have a valid image pixel
 7.
            if(curRow > -1 && curRow < h && curCol > -1 && curCol < w) {
 8.
              pixVal += in[curRow * w + curCol];
 9.
              pixels++; // Keep track of number of pixels in the avg
      // Write our new pixel value out
10.
      out[Row * w + Col] = (unsigned char) (pixVal / pixels);
```

Handling boundary conditions for pixels near the edges of the image




An Image Blur Kernel

```
global
  void blurKernel(unsigned char * in, unsigned char * out, int w, int h) {
    int Col = blockIdx.x * blockDim.x + threadIdx.x;
    int Row = blockIdx.y * blockDim.y + threadIdx.y;
    if (Col < w && Row < h) {
        int pixVal = 0;
 2.
        int pixels = 0;
      // Get the average of the surrounding BLUR SIZE x BLUR SIZE box
        for(int blurRow = -BLUR SIZE; blurRow < BLUR SIZE+1; ++blurRow) {</pre>
 3.
          for(int blurCol = -BLUR SIZE; blurCol < BLUR SIZE+1; ++blurCol) {</pre>
 4.
 5.
            int curRow = Row + blurRow;
            int curCol = Col + blurCol;
 6.
           / Verify we have a valid image pixel
 7.
            if(curRow > -1 && curRow < h && curCol > -1 && curCol < w) {
 8.
              pixVal += in[curRow * w + curCol];
 9.
              pixels++; // Keep track of number of pixels in the avg
      // Write our new pixel value out
10.
      out[Row * w + Col] = (unsigned char) (pixVal / pixels);
```

CUDA Execution Model: Thread Blocks

- All threads in a block execute the same kernel program (SPMD)
- Programmer declares block:
 - Block size 1 to 1024 concurrent threads
 - Block shape 1D, 2D, or 3D
- Threads within block have thread index numbers
- Kernel code uses thread index and block index to select work and address shared data
- Threads in the same block share data and synchronize while doing their share of the work
- Threads in different blocks cannot cooperate
- Blocks execute in arbitrary order!

CUDA Thread Block



Courtesy: John Nickolls, NVIDIA

Compute Capabilities are GPU-Dependent


Table 1. A Comparison of Maxwell GM107 to Kepler GK107					
GPU	GK107 (Kepler)	GM107 (Maxwell) 640			
CUDA Cores	384				
Base Clock	1058 MHz	1020 MHz			
GPU Boost Clock	N/A	1085 MHz			
GFLOP/s	812.5	1305.6			
Compute Capability	3.0	5.0			
Shared Memory / SM	16KB / 48 KB	64 KB			
Register File Size / SM	256 KB	256 KB			
Active Blocks / SM	16	32			
Memory Clock	5000 MHz	5400 MHz			
Memory Bandwidth	80 GB/s	86.4 GB/s			
L2 Cache Size	256 KB	2048 KB			
TDP	64W	60W			
Transistors	1.3 Billion 1.87 Billion				
Die Size	118 mm ² 148 mm ²				
Manufactoring Process	28 nm 28 nm				

Compute Capabilities are GPU-Dependent

Table 1.	Table 1. A Comparison of Maxwell GM107 to Kepler GK107					
	GK107 (Kepler)		(Maxwell)			
Shared Memory / SM	16 / 48 kB	64	ł kB			
Register File Size / SN	1 256 kB	256 kB				
Active Blocks / SM	16	32				
		4000	-			
TDP Transistors	64W 1.3 Billion	60W 1.87 Billion				
Die Size	118 mm ²	148 mm ²				
Manufactoring Process	28 nm	28 nm				

[©] David Kirk/NVIDIA and Wen-mei Hwu, 2007-2018 ECE408/CS483/ECE498al, University of Illinois, Urbana-Champaign


Executing Thread Blocks




- Threads are assigned to Streaming Multiprocessors in block granularity
 - Up to 32 blocks to each SM (resource limit for Maxwell)
 - Maxwell SM can take up to 2048 threads
- Threads run concurrently
 - SM maintains thread/block id #s
 - SM manages/schedules thread execution

Thread Scheduling (1/2)


- Each block is executed as 32-thread warps
 - An implementation decision, not part of the CUDA programming model
 - Warps are divided based on their linearized thread index
 - Threads 0-31: warp 0
 - Threads 32-63: warp 1, etc.
 - Warps are scheduling units in SM
- If 3 blocks are assigned to an SM and each block has 256 threads, how many warps are there in an SM?
 - Each block is divided into 256/32 = 8 warps
 - 8 warps/blk * 3 blks = 24 warps





Thread Scheduling (2/2)

- SM implements zero-overhead warp scheduling
 - Warps whose next instruction has its operands ready for consumption are eligible for execution
 - Eligible warps are selected for execution on a prioritized scheduling policy
 - All threads in a warp execute the same instruction when selected



Example execution timing of an SM

Pitfall: Control/Branch Divergence

- branch divergence
 - threads in a warp take different paths in the program
 - main performance concern with control flow
 - GPUs use predicated execution
 - Each thread computes a yes/no answer for each path
 - Multiple paths taken by threads in a warp are executed serially!

Example of Branch Divergence

Common case: use of thread ID as a branch condition

```
if (threadIdx.x > 2) {
    // THEN path (lots of lines)
} else {
    // ELSE path (lots more lines)
}
```

Two control paths (THEN/ELSE) for threads in warp

*** ALL THREADS EXECUTE BOTH PATHS ***

(results kept only when predicate is true for thread)

Avoiding Branch Divergence

 Try to make branch granularity a multiple of warp size (remember, it may not always be 32!)

```
if (threadIdx.x / WARP_SIZE > 2) {
    // THEN path (lots of lines)
} else {
    // ELSE path (lots of lines)
}
```

- Still has two control paths
- But all threads in any warp follow only one path.

Block Granularity Considerations

- For colorToGreyscaleConversion, should one use 8x8, 16x16 or 32x32 blocks? Assume that in the GPU used, each SM can take up to 1,536 threads and up to 8 blocks.
 - For 8x8, we have 64 threads per block. Each SM can take up to 1,536 threads, which is 1,536/64=24 blocks. But each SM can only take up to 8 Blocks, so only 512 threads (16 warps) go into each SM!
 - For 16x16, we have 256 threads per block. Each SM can take up to 1,536 threads (48 warps), which is 6 blocks (within the 8 block limit). Thus, we use the full thread capacity of an SM.
 - For 32x32, we have 1,024 threads per Block. Only one block can fit into an SM, using only 2/3 of the thread capacity of an SM.

Problem Solving

- Q: A particular CUDA device's streaming multiprocessor (SM) can take up to 1536 threads and up to 4 thread blocks. Which of the following block configurations could guarantee the SM be fully utilized?
 - 256 threads per block, 384 threads per block, 576 threads per block

• A:

- 1536 / 256 = 6 thread blocks too much for SM
- 1536 / 384 = 4 thread blocks per SM just the right number
- 1536 / 576 = 3 thread blocks per SM not enough to fully utilize the SM

Problem Solving

• Q: A 1D array of N floating point elements is to be processed in a one-element-per-thread fashion by a GPU. The target GPU has 8 SMs, each with 16 SPs. What is the best execution configuration for this kernel?

• A:

We do not know the max number of threads the SM can support.

Problem Solving

• Consider the following CUDA kernel:
 __global__ void do_work(int q, int *A) {
 int result = 0;
 if (q < 5) result = threadIdx.x;
 A[threadIdx.x] = result;
}</pre>

- Q: Is there is a control divergence in this code?
- A: No since the value of q is the same for ALL threads in the thread block. For a thread to diverge, its execution path must depend on something unique to the thread, e.g., on threadldx.

ANY MORE QUESTIONS? READ CHAPTER 3