# **Verilog Review**

Lecture 03

Josh Brake
Harvey Mudd College

#### Outline

- Verilog tips
- Design guidelines and basic idioms
- Bad Verilog Examples/Bug finding

# **Learning Objectives**

By the end of this lecture you should be able to...

- Recall basic Verilog idioms for common digital structures
- Analyze Verilog code to find errors

#### **Verilog Tips**

- Think about hardware you want, write code that implies it. Use the idioms and never think about this as coding.
- Watch for warnings in tool. Take them seriously often a sign of a big problem.
- Block diagrams: draw box with inputs, outputs. Divide into simpler boxes until you can understand it.

#### **Design Guidelines and Idioms for Common Structures**

- Simple combinational logic: use assign statements
- For a mux: assign ?:
- Truth tables: always\_comb and case statement (default case of x)
- Finite state machines. Three portions: state register, next state logic, output logic.
- Use always\_ff, always\_comb, not plain always blocks.
- Use logic datatype everywhere except on tristates, and don't use tristates

# **System Verilog Operators**

Listed in order of descending precedence.

Verilog Operator	Name	Functional Group
[]	bit-select or part-select	
()	parenthesis	
!	logical negation	logical
~	negation	bit-wise
&	reduction AND	reduction
1	reduction OR	reduction
~&	reduction NAND	reduction
~	reduction NOR	reduction
٨	reduction XOR	reduction
~^ or ^~	reduction XNOR	reduction
+	unary (sign) plus	arithmetic
-	unary (sign) minus	arithmetic
{}	concatenation	concatenation
{{ }}	replication	replication
*	multiply	arithmetic
/	divide	arithmetic
%	modulus	arithmetic
+	binary plus	arithmetic
-	binary minus	arithmetic

<<	shift left	shift
>>	shift right	shift
>	greater than	relational
>=	greater than or equal to	relational
<	less than	relational
<=	less than or equal to	relational
==	logical equality	equality
!=	logical inequality	equality
===	case equality	equality
!==	case inequality	equality
&	bit-wise AND	bit-wise
٨	bit-wise XOR	bit-wise
^~ or ~^	bit-wise XNOR	bit-wise
I	bit-wise OR	bit-wise
&&	logical AND	logical
II	logical OR	logical
?:	conditional	conditional

# Bad Verilog: Learning by Counter Example

Problem: always\_comb cannot have a sensitivity list.

Problem: No type defined for the output **y**. First tristate should be activated for **~S**.

Problem: No default case. This will imply a latch and thus throw an error (won't compile). What would happen if you used always instead of always\_comb?

```
module mux8(input logic [3:0] d0, d1, d2, d3, d4, d5, d6, d7,
              input logic [2:0] s,
 3
              output logic [3:0] y);
     always_comb
     case (s)
       1'd0: y <= d0;
     1'd1: y <= d1;
8
9
        1'd2: y <= d2;
10
      1'd3: y <= d3;
11
        1'd4: y <= d4;
12
        1'd5: y <= d5;
13
     1'd6: y <= d6;
     1'd7: y <= d7;
14
        default: y <= 4'bxxxx;</pre>
15
16
       endcase
17 endmodule
```

Problem: Inputs for case statement should be 3 bits instead of 1.

Problem: Missing tmp from sensitivity list. Will synthesize properly, but simulate incorrectly.

```
1 module counter(input logic clk,
2          output logic [31:0] q);
3
4 always_ff @(posedge clk)
5 q <= q+1;
6 endmodule</pre>
```

Problem: No reset, starts at random value.

```
1 module counter2(input logic clk,
2          output logic [31:0] q);
3  initial q <= 32'b0;
4
5  always_ff @(posedge clk) q <= q+1;
6 endmodule</pre>
```

Problem: initial causes this to work fine in simulation, but starting value is unpredictable in hardware. Can fix with reset.

Problem: Missing b from sensitivity list. Should have used an always\_comb statement.

Problem: Missing default statement; will infer a latch.

```
module seven_seg_display_decoder(input logic [3:0] data,
 2
                                    output logic [6:0] segments);
 3
      always_comb
 4
         case (data)
            0: segments <= 7'b000_0000; // ZER0
            1: segments <= 7'b111_1110; // ONE
            2: segments <= 7'b011_0000; // TWO
 8
            3: segments <= 7'b110 1101; // THREE
9
            4: segments <= 7'b011_0011; // FOUR
10
            5: segments <= 7'b101_1011; // FIVE
11
            6: segments <= 7'b101_1111; // SIX
12
            7: segments <= 7'b111 0000; // SEVEN
13
            8: segments <= 7'b111_1111; // EIGHT
            9: segments <= 7'b111_1011; // NINE
14
15
         endcase
16 endmodule
```

Problem: No default statement; will infer a latch.

```
1 module latch(input logic clk,
2         input logic [3:0] d,
3         output logic [3:0] q);
4
5    always_latch @(clk)
6    if (clk) q <= d;
7 endmodule</pre>
```

Problem: Missing d from sensitivity list.

```
module floprsen(input logic
                                         clk,
                     input logic
                                         reset,
                     input logic
                                         set,
                    input logic [3:0] d,
output logic [3:0] q);
       always_ff @(posedge clk, posedge reset)
8
         if (reset) q <= 0;
9
          else
                      q <= d;
10
11
       always @(set)
12
          if (set) q <= 1;
13 endmodule
```

Problem: Set is in the wrong block. Should put it in the same block as the other signals.

Missing begin and end statement.

```
module FSMbad(input logic clk,
                 input logic a,
 3
                 output logic out1, out2);
 5
      logic state;
      always_ff @(posedge clk)
 8
       if (state == 0) begin
 9
            if (a) state <= 1;
10
         end else begin
11
            if (\sim a) state <= 0;
12
         end
13
14
      always_comb
         if (state == 0) out1 <= 1;
15
16
         else
                         out2 <= 1;
17 endmodule
```

Output logic is missing logic to set the other outputs to 0 in each state.

Problem: Divides by two because it uses blocking assignments. This would work if you used non-blocking assignments.

```
module divideby3FSM(input logic clk,
                        input logic reset,
 3
                       output logic out);
 4
 5
      logic [1:0] state, nextstate;
 6
      parameter S0 = 2'b00;
      parameter S1 = 2'b01;
9
      parameter S2 = 2'b10;
10
11
      // State Register
12
      always_ff @(posedge clk, posedge reset)
13
         if (reset) state <= S0;</pre>
14
         else
                    state <= nextstate;</pre>
15 // Next State Logic
16
      always_comb
         case (state)
17
18
            S0: nextstate <= S1;
19
            S1: nextstate <= S2;
20
            S2: nextstate <= S0;
21
         endcase
22
23
      // Output Logic
24
      assign out = (state == S2);
25 endmodule
```

Problem: Missing default from nextstate logic; infers a latch.

```
module divideby3FSM2(input logic clk,
                        output logic out);
 3
 4
      logic [1:0] state, nextstate;
 5
      parameter S0 = 2'b00;
      parameter S1 = 2'b01;
      parameter S2 = 2'b10;
9
10
      initial state = 2'b00;
11
12
      // State Register
13
      always_ff @(posedge clk)
                 (state == 2'b00) state <= 2'b01;
14
         else if (state == 2'b01) state <= 2'b10;
15
16
         else if (state == 2'b10) state <= 2'b00;
17
18
      // Output Logic
19
      assign out = (state == S2);
20 endmodule
```

Works in sim, could get stuck in state 2'b11 in hardware. Can fix with a default or a reset.

```
module adventuregameFSM(input
                                              clk, reset, N, S, E, W,
                           output logic [3:0] room,
 3
                           output logic
                                              win, die);
 4
5
     always_ff @(posedge clk or posedge reset)
 6
      if (reset) begin
         room <= 4'b0001;
 8
         die \ll 0;
         win <= 0;
 9
10
       end
11
12
       else case (room)
13
         4'b0001: if (E) room <= 4'b0010;
14
               else die <= 1;
15
         4'b0010: if (S) room <= 4'b0100;
16
               if (W) room <= 4'b0001;
17
               else die <= 1;
18
         4'b0100: if (E) room <= 4'b1000;
               if (N) room <= 4'b0010;
19
20
               else die <= 1;
21
       endcase
22 always comb
       if (room == 4'b1000) win <= 1;
24 endmodule
```

Win is assigned in two different always blocks. Missing elseifs in two blocks. Missing default cases.

#### Wrap Up

- Think about hardware you want. Then write the HDL to imply the proper logic.
- Check the Netlist Analyzer to ensure that the tool is inferring the logic you are intending.
- Make sure to not infer latches.

#### **Announcements and Reminders**