# Combinational and Sequential Logic

Lecture 02

Josh Brake
Harvey Mudd College

# **Administrative**

- Grading discussion
- Example specs
- Al policy
- Office hours

#### **Outline**

- Combinational Logic Refresh
  - Sum of products form
- Sequential Logic Refresh
  - D latch vs. D Flip-flop
  - Different flavors of flip-flops
  - Counters
- Strategies to avoid the asynchronous trap

#### **Learning Objectives**

By the end of this lecture you should be able to...

- Recall how to go from a truth table to a sum-of-products Boolean equation.
- Recall the difference between D latches and flip flops.
- Recall the Verilog idioms for different types of flip flops.
- Recall the importance of designing synchronous sequential circuits.

# **Combinational Logic**

Truth Table

Α	В	С	Υ
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

#### Sum of products form


$$Y = \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$
$$= (\bar{A} + A)\bar{B}C + A\bar{B}\bar{C}$$
$$= \bar{B}C + A\bar{B}\bar{C}$$

# **Combinational Logic**

- Combinational: Outputs depend only on current inputs.
- Sequential: Outputs depends on current as well as older inputs (state).
- Make sure you know what you are trying to write!

# D Latch and Flip-flop

SR latch with cross-coupled NOR gates



Truth Table


S	R	Q
0	0	Q
0	1	0
1	0	1
1	1	illegal

#### **D** Latch

- The D Latch is **transparent** when CLK is high.
- **Danger**: Not many good reasons to use these because they are asynchronous.




CLK	D	Q
0	0	Q
0	1	Q
1	0	0
1	1	1



#### D Flip-flop


- Flip-flop is edge-triggered. So, we say Q gets D on the rising edge of the clock.
- Several different flavors: standard, with reset (async or sync), with enable.

```
1 always_ff @(posedge clk)
2 q <= d;</pre>
```




# D Flip-flop: Asynchronous Reset

```
1 always_ff @(posedge clk, posedge reset)
2  if(reset) q <= 0;
3  else  q <= d;</pre>
```




# D Flip-flop: Synchronous Reset

```
1 always_ff @(posedge clk)
2 if(reset) q <= 0;
3 else if (en) q <= d;</pre>
```




# D Flip-flop: Synchronous Reset & Enable

```
1 always_ff @(posedge clk)
2  if(reset)  q <= 0;
3  else if (en) q <= d;</pre>
```




# Comparing D Latch and D Flip-flop Waveforms



#### **Counters**


- Don't forget a reset! Otherwise, the counter may start at a random value.
- Be careful about using initial statements. These are not synthesizable (i.e., only work in simulation). Better to use a reset signal and have your testbench toggle it in sim.



### **Counter Verilog**

```
1 // Counter
2 module counter #(parameter N=12)
3     (input logic clk, reset,
4     output logic [N-1:0] count);
5
6     // What goes here?
7 endmodule

1 always_ff @(posedge clk) begin
2 if(reset == 0) count <= 0;
3 else count <= count + 1;
4 end</pre>
```



### Running Logic Slower than the System Clock

What if I have some logic that I want to run at a slower clock speed?

- Clock divider?
  - Clock skew problems
  - Slows the whole circuit down or is asynchronous!
- Better solution? A strobe or pulse signal.

```
1 // Strobe signal
2 always_ff @(posedge clk)
3   ck_stb <= (counter == THRESHOLD-1'b1);
4
5 always_ff @(posedge clk)
6   if (ck_stb)
7   begin
8   // Build your logic this way instead
9   end else if (some_other_condition)
10  begin
11  end else if ...</pre>
```

See https://zipcpu.com/blog/2017/06/02/generating-timing.html for more detailed discussion.

#### Wrap Up

#### **Combinational Logic**

- Driven by truth table. Then use sum of products to derive Boolean expression and simplify. Or just let the synthesis tool simplify for you!
- Output is a function of current input only.

#### **Sequential Logic**

- Output is a function of current and past inputs.
- Past inputs are known as state.
- We use D Flip-flops to store state. Follow the dynamic discipline and constrain yourself to synchronous sequential design (edge-triggered flops only).
- Finite State Machines (FSMs) are the tool for helping us design synchronous systems.
- Beware the accidental creation of asynchronous circuits.

#### **Announcements & Reminders**

- Schedule check off time if you haven't already.
- Start on Lab 1.
- See tutorials on the website for some examples to get started with Radiant.
- More lab demo/office hour time this afternoon during the first hour of the lab block

```
1 module strobe example #(parameter N=3, parameter STROBE THRESHOLD=3)
 2 (
        input logic nreset,
        output logic led_slow_clk, led_strobe
 4
 5);
 6
      logic int_osc;
                                           // Clock signal from internal oscillator output
      logic [N-1:0] counter, strobe counter; // Counter registers
                                          // Clock strobe signal
      logic ck_stb;
9
10
      logic led_state;
                                         // Register to store led_state.
11
      logic slow_clk;
                                         // Slow clock signal
12
13
      // Internal high-speed oscillator
14
      HSOSC #(.CLKHF_DIV(2'b01))
            hf osc (.CLKHFPU(1'b1), .CLKHFEN(1'b1), .CLKHF(int osc));
15
16
17 ...
```

```
1 ...
 3 // Counter
      always_ff @(posedge int_osc) begin
     if(!nreset) counter <= 0;</pre>
        else
                      counter <= counter + 1;</pre>
      end
 8
9
      assign slow_clk = counter[N-1];
10
11
      // Strobe counter
12
      always_ff @(posedge int_osc) begin
13
     if(!nreset | ck_stb) strobe_counter <= 0;</pre>
14
        else
                                strobe_counter <= strobe_counter + 1;</pre>
15
      end
16
17 ...
```

```
1 ...
 3 // Strobe generation
      always_ff @(posedge int_osc) begin
     ck_stb <= (strobe_counter == STROBE_THRESHOLD - 1'b1);</pre>
 6
      end
      always_ff @(posedge int_osc) begin
9
     if(!nreset) led_state <= 0;</pre>
     else if(ck_stb) led_state = ~led_state;
10
11
      end
12
      // Assign LED output
13
14
      assign led_slow_clk = slow_clk;
15
      assign led_strobe = led_state;
16
17 endmodule
```

