Verilog Review

Lecture 03

Josh Brake
Harvey Mudd College

Outline

- Verilog tips
- Design guidelines and basic idioms
- Bad Verilog Examples/Bug finding

Learning Objectives

By the end of this lecture you should be able to...

- Recall basic Verilog idioms for common digital structures
- Analyze Verilog code to find errors

Verilog Tips

- Think about _____ you want, write code that implies it. Use the _____ and never think about this as coding.
 Watch for ____ in tool. Take them seriously often a sign of a big problem.
- : draw box with inputs, outputs. Divide into simpler boxes until you can understand it.

Design Guidelines and Idioms for Common Structures

Simple combinational logic: use			
• For a mux:			
 Truth tables: always_comb and 	(default case o	fx)	
• Finite state machines. Three portions:	,	,	
• Use,, not plain alw	vays blocks.		
 Use datatype everywhere except on t 	tristates, and don't u	se tristates	

System Verilog Operators

Listed in order of descending precedence.

Verilog Operator	Name	Functional Group
[]	bit-select or part-select	
()	parenthesis	
!	logical negation	logical
~	negation	bit-wise
&	reduction AND	reduction
1	reduction OR	reduction
~&	reduction NAND	reduction
~	reduction NOR	reduction
٨	reduction XOR	reduction
~^ or ^~	reduction XNOR	reduction
+	unary (sign) plus	arithmetic
-	unary (sign) minus	arithmetic
{}	concatenation	concatenation
{{ }}	replication	replication
*	multiply	arithmetic
/	divide	arithmetic
%	modulus	arithmetic
+	binary plus	arithmetic
-	binary minus	arithmetic

<<	shift left	shift
>>	shift right	shift
>	greater than	relational
>=	greater than or equal to	relational
<	less than	relational
<=	less than or equal to	relational
==	logical equality	equality
!=	logical inequality	equality
===	case equality	equality
!==	case inequality	equality
&	bit-wise AND	bit-wise
٨	bit-wise XOR	bit-wise
^~ or ~^	bit-wise XNOR	bit-wise
I	bit-wise OR	bit-wise
&&	logical AND	logical
II	logical OR	logical
?:	conditional	conditional

Bad Verilog: Learning by Counter Example

```
1 module mux8(input logic [3:0] d0, d1, d2, d3, d4, d5, d6, d7,
              input logic [2:0] s,
              output logic [3:0] y);
 3
     always_comb
      case (s)
       1'd0: y <= d0;
8
      1'd1: y <= d1;
9
        1'd2: y <= d2;
        1'd3: y <= d3;
10
11
        1'd4: y <= d4;
12
        1'd5: y <= d5;
13
        1'd6: y <= d6;
      1'd7: y <= d7;
14
15
         default: y <= 4'bxxxx;</pre>
16
       endcase
17 endmodule
```

```
module seven_seg_display_decoder(input logic [3:0] data,
 2
                                    output logic [6:0] segments);
 3
      always_comb
 4
         case (data)
 5
            0: segments <= 7'b000_0000; // ZER0
 6
            1: segments <= 7'b111_1110; // ONE
            2: segments <= 7'b011_0000; // TWO
 8
            3: segments <= 7'b110 1101; // THREE
9
            4: segments <= 7'b011_0011; // FOUR
10
            5: segments <= 7'b101_1011; // FIVE
11
            6: segments <= 7'b101_1111; // SIX
12
            7: segments <= 7'b111 0000; // SEVEN
13
            8: segments <= 7'b111_1111; // EIGHT
14
            9: segments <= 7'b111_1011; // NINE
15
         endcase
16 endmodule
```

```
1 module latch(input logic clk,
2         input logic [3:0] d,
3         output logic [3:0] q);
4
5    always_latch @(clk)
6    if (clk) q <= d;
7 endmodule</pre>
```

```
1 module floprsen(input logic
                                        clk,
                    input logic
                                        reset,
                    input logic
                                        set,
                    input logic [3:0] d,
output logic [3:0] q);
      always_ff @(posedge clk, posedge reset)
       if (reset) q \ll 0;
8
9
         else
                     q <= d;
10
      always @(set)
11
12
         if (set) q <= 1;
13 endmodule
```

```
module twobitflop(input logic clk,
input logic [1:0] d,
output logic [1:0] q);

always_ff @(posedge clk)
    q[1] = d[1];
    q[0] = d[0];
endmodule
```

```
module FSMbad(input logic clk,
                 input logic a,
 3
                 output logic out1, out2);
 5
      logic state;
      always_ff @(posedge clk)
      if (state == 0) begin
8
            if (a) state <= 1;
9
         end else begin
10
11
            if (~a) state <= 0;
12
         end
13
14
      always_comb
15
         if (state == 0) out1 <= 1;
16
         else
                        out2 <= 1;
17 endmodule
```

```
module divideby3FSM(input logic clk,
                       input logic reset,
 3
                       output logic out);
 4
 5
      logic [1:0] state, nextstate;
 6
      parameter S0 = 2'b00;
      parameter S1 = 2'b01;
9
      parameter S2 = 2'b10;
10
11
      // State Register
12
      always_ff @(posedge clk, posedge reset)
13
         if (reset) state <= S0;</pre>
14
         else
                    state <= nextstate;</pre>
15 // Next State Logic
16
      always_comb
17
         case (state)
18
            S0: nextstate <= S1;
19
            S1: nextstate <= S2;
20
            S2: nextstate <= S0;
21
         endcase
22
23
      // Output Logic
24
      assign out = (state == S2);
25 endmodule
```

```
module divideby3FSM2(input logic clk,
                        output logic out);
 3
 4
      logic [1:0] state, nextstate;
 5
      parameter S0 = 2'b00;
 6
      parameter S1 = 2'b01;
      parameter S2 = 2'b10;
9
      initial state = 2'b00;
10
11
12
      // State Register
13
      always_ff @(posedge clk)
14
                 (state == 2'b00) state <= 2'b01;
15
         else if (state == 2'b01) state <= 2'b10;
16
         else if (state == 2'b10) state <= 2'b00;
17
      // Output Logic
18
19
      assign out = (state == S2);
20 endmodule
```

```
module adventuregameFSM(input
                                              clk, reset, N, S, E, W,
                           output logic [3:0] room,
 3
                           output logic
                                              win, die);
 4
5
     always_ff @(posedge clk or posedge reset)
      if (reset) begin
 6
         room <= 4'b0001;
8
         die \leq 0;
9
         win <= 0;
10
       end
11
12
       else case (room)
13
         4'b0001: if (E) room <= 4'b0010;
14
               else die <= 1;
15
         4'b0010: if (S) room <= 4'b0100;
16
               if (W) room <= 4'b0001;
17
               else die <= 1;
         4'b0100: if (E) room <= 4'b1000;
18
               if (N) room <= 4'b0010;
19
20
               else die <= 1;
21
       endcase
22 always comb
       if (room == 4'b1000) win <= 1;
23
24 endmodule
```

Wrap Up

- Think about hardware you want. Then write the HDL to imply the proper logic.
- Check the Netlist Analyzer to ensure that the tool is inferring the logic you are intending.
- Make sure to not infer latches.

Announcements and Reminders