Lab 3 Specifications

Lab-specific Specifications

Proficiency

\Box Circuit correctly reads inputs from 4×4 keypad.	
\square Dual seven-segment display shows the last two hexadecimal digits p	pressed.
\square Most recent numeric entry is shown on the right.	
□ Design does not lock up when multiple buttons are pressed at once the current values on the display and functions properly again where released.)	
☐ Design only registers first button press if additional buttons are holding down one button.	pressed down while
☐ Each button press registered only once (e.g., no switch bouncing)	
$\hfill \square$ Seven segment displays are same brightness regardless of how many nated.	segments are illumi-
\square Design has no latches.	
\square Design has no tristate buffers.	
\square Report includes state transition diagram illustrating the operation	of the system.
Excellence	
☐ Design uses synchronizers on asynchronous inputs to mitigate meta	stability.
☐ Keypad and seven-segment display are aligned in the same orienta the numbers on both are facing the same direction).	_
☐ State transition diagram is completely specified (i.e., all transitions specified, output conditions specified in each state)	s between states are
☐ Report includes state transition table to document the next tate are each state based on the current state and inputs.	ad output values for
\square Report explains tradeoffs between the chosen design decisions and al	ternatives (e.g., why
did you select a certain switch debouncing strategy and what are the	ne tradeoffs between
your chosen method and others?).	

General Specifications

Proficiency

General Schemat	ic Specifications
□ Neat layout□ All parts lab	
Block Diagram	
_	am present with one block per SystemVerilog module ncludes all input and output signals
HDL & Code S	pecifications
General Formattir	ag
☐ Descriptive☐ Neat format (kebab-case)	filename (e.g., lab2_jb.sv) variable names ting (e.g., standard indentation, consistent formatting for variable names snake_case/camelCase/PascalCase)) and clear function/module names
Comments	
□ Comments t	o indicate the purpose of each function/module
Lab Writeup/S	ımmary
□ Number of l□ Writeup condetract from□ (Optional) Isignment or	f whether the design meets all the requirements. If not, list the shortcomings nours spent working on the lab are included. tains minimal spelling or grammar issues and any errors do not significantly a clarity of the writeup. List comments or suggestions on what was particularly good about the as what you think needs to change in future versions. The eattempted and some reflection is recorded.

Excellence

General Schematic Specifications

☐ Standard symbols used for all components where applicable ☐ Signals "flow" from left to right where possible (e.g., inputs on left hand side, outputs
on right hand side) □ Title block with author name, title, and date
HDL & Code Specifications
General Formatting
 □ Name, email, and date at the top of every file □ Comment at the top of each source code file to describe what is in it □ Clear and organized hierarchy (e.g., delineation between top level modules and submodules)
Testbenches
\Box Test benches written for each individual module to demonstrate proper operation \Box Test bench output included in the report

Comments

Add specific notes here about the assignment.