# Lab 2 Specifications

## **Lab-specific Specifications**

<ul> <li>☐ HDL design includes only a single seven-segment decoder modul</li> <li>☐ Sum of the numbers on the two displays is correctly displayed fo</li> <li>☐ Seven segment displays are same brightness regardless of how m</li> </ul>	or all inputs
Excellence	
$\square$ No noticeable bleeding of the digits between displays	
□ No flickering on the individual digits	
$\square$ Current draw/sink on all FPGA pins are below the currents	specified in the recom-
mended operating conditions. Claims are backed up by calculation	ons and reference to the
appropriate items on the datasheet.	
$\square$ Digits on the seven-segment display are upright to the viewer.	

## **General Specifications**

## **Proficiency**

General Schemat	ic Specifications
<ul><li>□ Neat layout</li><li>□ All parts lab</li></ul>	
Block Diagram	
_	am present with one block per SystemVerilog module ncludes all input and output signals
HDL & Code S	pecifications
General Formattir	ag
☐ Descriptive☐ Neat format (kebab-case)	filename (e.g., lab2_jb.sv) variable names ting (e.g., standard indentation, consistent formatting for variable names snake_case/camelCase/PascalCase)) and clear function/module names
Comments	
□ Comments t	o indicate the purpose of each function/module
Lab Writeup/S	ımmary
<ul><li>□ Number of l</li><li>□ Writeup con</li><li>detract from</li><li>□ (Optional) I</li><li>signment or</li></ul>	f whether the design meets all the requirements. If not, list the shortcomings nours spent working on the lab are included. tains minimal spelling or grammar issues and any errors do not significantly a clarity of the writeup. List comments or suggestions on what was particularly good about the as what you think needs to change in future versions. The eattempted and some reflection is recorded.

### Excellence

### General Schematic Specifications

☐ Standard symbols used for all components where applicable ☐ Signals "flow" from left to right where possible (e.g., inputs on left hand side, outputs
on right hand side)  □ Title block with author name, title, and date
HDL & Code Specifications
General Formatting
<ul> <li>□ Name, email, and date at the top of every file</li> <li>□ Comment at the top of each source code file to describe what is in it</li> <li>□ Clear and organized hierarchy (e.g., delineation between top level modules and submodules)</li> </ul>
Testbenches
$\Box$ Test benches written for each individual module to demonstrate proper operation $\Box$ Test bench output included in the report

### Comments

Add specific notes here about the assignment.