Lab 1 Specifications

Lab-specific Specifications

Proficiency

□ Development board is fully assembled (e.g., all parts soldered)
□ Verilog module to control LEDs and a 7-segment display written
☐ FPGA programmed with Verilog code.
\square 7-segment display can display all sixteen hexadecimal digits from $0x0$ through $0xF$
☐ All digits are unique (e.g., 0x6 and 0xb are different shapes)
□ DIP switches to control the display are arranged so that each adjacent switch controls
the next bit. (e.g., the switch for bit 0 is next to the switch for bit 1, which is next to
the switch for bit 2, etc.)
☐ LEDs display the specified logic operations properly.
Excellence
☐ Calculations provided to demonstrate that the current draw for each segment in the seven-segment display is within recommended operating conditions.
☐ ModelSim simulation (either manually force or automatic testbench) to demonstrate that
the design is working properly.
☐ All digits are equally bright, regardless of the number of segments illuminated.

General Specifications

Proficiency

General Schemat	ic Specifications
□ Neat layout□ All parts lab	
Block Diagram	
_	am present with one block per SystemVerilog module ncludes all input and output signals
HDL & Code S	pecifications
General Formattir	ag
☐ Descriptive☐ Neat format (kebab-case)	filename (e.g., lab2_jb.sv) variable names ting (e.g., standard indentation, consistent formatting for variable names snake_case/camelCase/PascalCase)) and clear function/module names
Comments	
□ Comments t	o indicate the purpose of each function/module
Lab Writeup/S	ımmary
□ Number of l□ Writeup condetract from□ (Optional) Isignment or	f whether the design meets all the requirements. If not, list the shortcomings nours spent working on the lab are included. tains minimal spelling or grammar issues and any errors do not significantly a clarity of the writeup. List comments or suggestions on what was particularly good about the as what you think needs to change in future versions. The eattempted and some reflection is recorded.

Excellence

General Schematic Specifications

☐ Standard symbols used for all components where applicable ☐ Signals "flow" from left to right where possible (e.g., inputs on left hand side, outputs
on right hand side) □ Title block with author name, title, and date
HDL & Code Specifications
General Formatting
 □ Name, email, and date at the top of every file □ Comment at the top of each source code file to describe what is in it □ Clear and organized hierarchy (e.g., delineation between top level modules and submodules)
Testbenches
\Box Test benches written for each individual module to demonstrate proper operation \Box Test bench output included in the report

Comments

Add specific notes here about the assignment.