Lab 2 Specifications

Lab-specific Specifications

 ☐ HDL design includes only a single seven-segment decoder modul ☐ Sum of the numbers on the two displays is correctly displayed fo ☐ Seven segment displays are same brightness regardless of how m 	or all inputs
Excellence	
\square No noticeable bleeding of the digits between displays	
□ No flickering on the individual digits	
\square Current draw/sink on all FPGA pins are below the currents	specified in the recom-
mended operating conditions. Claims are backed up by calculation	ons and reference to the
appropriate items on the datasheet.	
\square Digits on the seven-segment display are upright to the viewer.	

General Specifications

Proficiency

Genera	al Schematic Specifications
□ A □ C □ N □ A	All pin names labeled All pin numbers labeled Crossing wires clearly identified as junction or unconnected Neat layout (e.g., clear organization and spacing) All parts labeled with part number All component values present
\mathbf{Block}	Diagram
	Block diagram present with one block per SystemVerilog module Each block includes all input and output signals
HDL .	& Code Specifications
Genera	al Formatting
□ I □ N (l	Descriptive filename (e.g., lab2_jb.sv) Descriptive variable names Neat formatting (e.g., standard indentation, consistent formatting for variable names kebab-case/snake_case/camelCase/PascalCase)) Descriptive and clear function/module names
Commo	ents
	Comments to indicate the purpose of each function/module
Lab W	Vriteup/Summary
d d d E d F S P V d V d	Brief (e.g., 3-5 sentence) description of the main goals of the assignment and what was lone. Explanation of design approach. How did you go about designing and implementing the lesign? Explanation of testing approach. How did you verify your design was behaving as expected? Statement of whether the design meets all the requirements. If not, list the shortcomings Number of hours spent working on the lab are included. Vriteup contains minimal spelling or grammar issues and any errors do not significantly letract from clarity of the writeup.
	Optional) List commments or suggestions on what was particularly good about the ssignment or what you think needs to change in future versions.

Excellence

General Schematic Specifications

☐ Standard symbols used for all components where applicable
☐ Signals "flow" from left to right where possible (e.g., inputs on left hand side, outputs on right hand side)
9
☐ Title block with author name, title, and date
HDL & Code Specifications
General Formatting
\square Name, email, and date at the top of every file
☐ Comment at the top of each source code file to describe what is in it
☐ Clear and organized hierarchy (e.g., deliniation between top level modules and submodules)
Testbenches
☐ Testbenches written for each individual module to demonstrate proper operation
☐ Testbench output included in the report
Lab Writeup/Summary
☐ Writeup is free of spelling and grammar issues