Lab 7 Specifications

Lab-specific Specifications

Lab-specific Specificatio	ns
Proficiency	
☐ AES core simulation☐ AES SPI simulation	•
Excellence	
	A hardware is displayed on logic analyzer ional (sends data from MCU to FPGA and FPGA sends the correct

General Specifications

Proficiency

General Schemat	ic Specifications
□ Neat layout□ All parts lab	
Block Diagram	
_	am present with one block per SystemVerilog module ncludes all input and output signals
HDL & Code S	pecifications
General Formattir	ag
☐ Descriptive☐ Neat format (kebab-case)	filename (e.g., lab2_jb.sv) variable names ting (e.g., standard indentation, consistent formatting for variable names snake_case/camelCase/PascalCase)) and clear function/module names
Comments	
□ Comments t	o indicate the purpose of each function/module
Lab Writeup/S	ımmary
□ Number of l□ Writeup condetract from□ (Optional) Isignment or	f whether the design meets all the requirements. If not, list the shortcomings nours spent working on the lab are included. tains minimal spelling or grammar issues and any errors do not significantly a clarity of the writeup. List comments or suggestions on what was particularly good about the as what you think needs to change in future versions. The eattempted and some reflection is recorded.

Excellence

General Schematic Specifications

☐ Standard symbols used for all components where applicable ☐ Signals "flow" from left to right where possible (e.g., inputs on left hand side, outputs
on right hand side) □ Title block with author name, title, and date
HDL & Code Specifications
General Formatting
 □ Name, email, and date at the top of every file □ Comment at the top of each source code file to describe what is in it □ Clear and organized hierarchy (e.g., delineation between top level modules and submodules)
Testbenches
\Box Test benches written for each individual module to demonstrate proper operation \Box Test bench output included in the report

Comments

Add specific notes here about the assignment.