Lab 2 Specifications

Lab-specific Specifications

Pro	c.	•	
Pro	1111	ומוי	\mathbf{r}
	,,,,	-101	16

 □ HDL design includes only a single seven-segment decoder module □ Sum of the numbers on the two displays is correctly displayed fo □ Seven segment displays are same brightness regardless of how ma □ Resistors are in series with FPGA pins so that they correctly lim 	r all inputs any segments are lit
Excellence	
\square No noticeable bleeding of the digits between displays	
\square No flickering on the individual digits	
☐ Current draw/sink on all FPGA pins are below the currents a mended operating conditions. Claims are backed up by calculations.	•
appropriate items on the datasheet.	
\square Digits on the seven-segment display are upright to the viewer.	

General Specifications

Schematic Specifications

Proficiency
 □ All pin names labeled □ All pin numbers labeled □ Crossing wires clearly identified as junction or unconnected □ Neat layout (e.g., clear organization and spacing) □ All parts labeled with part number □ All component values present
Block Diagram
\Box Block diagram present with one block per System Verilog module \Box Each block includes all input and output signals
Excellence
General Schematic Specifications
 □ Standard symbols used for all components where applicable □ Signals "flow" from left to right where possible (e.g., inputs on left hand side, outputs on right hand side) □ Title block with author name, title, and date
HDL & Code Specifications
Proficiency
 □ Descriptive filename that matches module name (e.g., lab2_jb.sv) □ One module per file □ Descriptive variable names □ Neat formatting (e.g., standard indentation, consistent formatting for variable names (kebab-case/snake_case/camelCase/PascalCase)) □ Descriptive and clear function/module names □ Comments to indicate the purpose of each function/module

Excellence
\square Name, email, and date at the top of every file
\square Comment at the top of each source code file to describe what is in it
□ Clear and organized hierarchy (e.g., delineation between top level modules and submodules)
☐ Testbenches written for each individual module to demonstrate proper operation
\square Testbench output for each module included in the report
Writeup/Summary
Proficiency and Excellence
☐ Statement of whether the design meets all the requirements. If not, list the shortcomings.
□ Number of hours spent working on the lab are included.
□ Writeup contains minimal spelling or grammar issues and any errors do not significantly detract from clarity of the writeup.

□ (Optional) List comments or suggestions on what was particularly good about the as-

Comments

Add specific notes here about the assignment.

 \square AI prototype attempted and some reflection is recorded.

signment or what you think needs to change in future versions.