Lab 4 Specifications

Lab-specific Specifications

Proficiency

\square Design plays Für Elise from provided starter code
□ Note durations match the durations specified in the starter code for Für Elise (i.e., the
tune plays at the correct tempo)
☐ Individual pitches are accurate to within 1% across the frequency range (of 220-1000 Hz) (calculations should be provided in the report to verify this)
\square All rests (pauses with no sound) are played properly
☐ Code uses #define macros for memory-mapped registers
☐ Portfolio page includes a video of the system playing the entire song.
Excellence
\square Report contains accurate calculations for minimum duration supported
☐ Report contains accurate calculations for maximum duration supported
☐ Report contains accurate calculations for minimum frequency supported
☐ Report contains accurate calculations for maximum frequency supported
☐ Report provides documentation and calculations to show that the durations and pitches
are correct based on the timer configuration.
☐ Design contains potentiometer to control the output volume.
☐ Design plays an extra composition of your choice. You need not compose the tune from
scratch, it is acceptable to transpose an existing tune.

General Specifications

Proficiency

General Schemat	ic Specifications
□ Neat layout□ All parts lab	
Block Diagram	
_	am present with one block per SystemVerilog module ncludes all input and output signals
HDL & Code S	pecifications
General Formattir	ag
☐ Descriptive☐ Neat format (kebab-case)	filename (e.g., lab2_jb.sv) variable names ting (e.g., standard indentation, consistent formatting for variable names snake_case/camelCase/PascalCase)) and clear function/module names
Comments	
□ Comments t	o indicate the purpose of each function/module
Lab Writeup/S	ımmary
□ Number of l□ Writeup condetract from□ (Optional) Isignment or	f whether the design meets all the requirements. If not, list the shortcomings nours spent working on the lab are included. tains minimal spelling or grammar issues and any errors do not significantly a clarity of the writeup. List comments or suggestions on what was particularly good about the as what you think needs to change in future versions. The eattempted and some reflection is recorded.

Excellence

General Schematic Specifications

☐ Standard symbols used for all components where applicable ☐ Signals "flow" from left to right where possible (e.g., inputs on left hand side, outputs
on right hand side) □ Title block with author name, title, and date
HDL & Code Specifications
General Formatting
 □ Name, email, and date at the top of every file □ Comment at the top of each source code file to describe what is in it □ Clear and organized hierarchy (e.g., delineation between top level modules and submodules)
Testbenches
\Box Test benches written for each individual module to demonstrate proper operation \Box Test bench output included in the report

Comments

Add specific notes here about the assignment.