Combinational and Sequential Logic

Lecture 02

Josh Brake
Harvey Mudd College

Administrative

- Grading discussion
- Example specs
- Al policy
- Office hours

Outline

- DC Logic Gate Transfer Characteristics
- Combinational Logic Refresh
 - Sum of products form
- Sequential Logic Refresh
 - D latch vs. D Flip-flop
 - Different flavors of flip-flops
 - Counters
- Strategies to avoid the asynchronous trap

Learning Objectives

By the end of this lecture you should be able to...

- Recall how digital systems are a subset of analog systems.
- Recall how to go from a truth table to a sum-of-products Boolean equation.
- Recall the difference between D latches and flip flops.
- Recall the Verilog idioms for different types of flip flops.
- Recall the importance of designing synchronous sequential circuits.

DC Logic Gate Transfer Characteristics

- VIH Lowest input voltage recognized as logical 1
- VIL Highest input voltage recognized as logical 0
- VOH Lowest output voltage indicating logical 1
- VOL Highest output voltage indicating logical 0
- Noise margins Difference between the high and low values for the input or output levels.

DC Logic Gate Transfer Characteristics




Figure 1.23 from *Digital Design and Computer Architecture: RISC-V Edition* by Harris & Harris

Important Specs

- Iin Input leakage current (a current flowing in or out of the pin toward a power rail. This can cause invalid logic levels if you're not careful and use too big of a pulldown/up resistor.)
- lout Maximum output driving current
- Cin Input pin capacitance
- IDD Supply current. DD stands for from drain to drain.

Combinational Logic

Truth Table

Α	В	C	Υ
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

Sum of products form


$$Y = \overline{A}\overline{B}C + A\overline{B}\overline{C} + A\overline{B}C$$
$$= (\overline{A} + A)\overline{B}C + A\overline{B}\overline{C}$$
$$= \overline{B}C + A\overline{B}\overline{C}$$

Combinational Logic

- Combinational: Outputs depend only on current inputs.
- Sequential: Outputs depends on current as well as older inputs (state).
- Make sure you know what you are trying to write!

D Latch and Flip-flop

SR latch with cross-coupled NOR gates




Truth Table

S	R	Q
0	0	Q
0	1	0
1	0	1
1	1	illegal

D Latch

- The D Latch is transparent when CLK is high.
- Danger: Not many good reasons to use these because they are asynch



```
1 module latch(input logic clk,
2          input logic [N-1:0] d,
3          output logic [N-1:0] q);
4     always_latch
5     if (clk) q <= d;
6 endmodule</pre>
```



CLK	D	Q
0	0	Q
0	1	Q
1	0	0
1	1	1

D Flip-flop

- Flip-flop is edge-triggered. So, we say Q gets D on the rising edge of the
- Several different flavors: standard, with reset (async or sync), with enal

```
D Q
```


Code inside module:

```
1 always_ff @(posedge clk)
2 q <= d;</pre>
```

D Flip-flop: Asynchronous Reset

Code inside always block:


```
1 always_ff @(posedge clk, posedge reset)
2  if(reset) q <= 0;
3  else  q <= d;</pre>
```



D Flip-flop: Synchronous Reset

Code inside always block:

```
1 always_ff @(posedge clk)
2 if(reset) q <= 0;
3 else if (en) q <= d;
```




D Flip-flop: Synchronous Reset & Enable

D Q

Code inside always block:


```
1 always_ff @(posedge clk)
2  if(reset)  q <= 0;
3  else if (en) q <= d;</pre>
```

Comparing D Latch and D Flip-flop Waveforms



Counters

- Don't forget a reset! Otherwise, the counter may start at a random value.
- Be careful about using initial statements. These are not synthesizable (i.e., only work in simulation). Better to use a reset signal and have your testbench toggle it in sim.



Counter Verilog

```
1 always_ff @(posedge clk) begin
2 if(reset == 0) count <= 0;
3 else count <= count + 1;
4 end

N

reset

[N-1]
```

Running Logic Slower than the System Clock

What if I have some logic that I want to run at a slower clock speed?

- Clock divider?
 - Clock skew problems
 - Slows the whole circuit down or is asynchronous!
- Better solution? A strobe or pulse signal.

```
1 // Strobe signal
2 always_ff @(posedge clk)
3   ck_stb <= (counter == THRESHOLD-1'b1);
4
5 always_ff @(posedge clk)
6   if (ck_stb)
7   begin
8   // Build your logic this way instead
9   end else if (some_other_condition)
10  begin
11  end else if ...</pre>
```

See https://zipcpu.com/blog/2017/06/02/generating-timing.html for more detailed discussion.

Wrap Up

Combinational Logic

- Driven by truth table. Then use sum of products to derive Boolean expression and simplify. Or just let the synthesis tool simplify for you!
- Output is a function of current input only.

Sequential Logic

- Output is a function of current and past inputs.
- Past inputs are known as state.
- We use D Flip-flops to store state. Follow the dynamic discipline and constrain yourself to synchronous sequential design (edge-triggered flops only).
- Finite State Machines (FSMs) are the tool for helping us design synchronous systems.
- Beware the accidental creation of asynchronous circuits.

Announcements & Reminders

- Schedule check off time if you haven't already.
- Start on Lab 1.
- See tutorials on the website for some examples to get started with Radiant.
- More lab demo/office hour time this afternoon during the first hour of the lab block

```
module strobe_example #(parameter N=3, parameter STROBE_THRESHOLD=3)
        input logic nreset,
        output logic led slow clk, led strobe
 5
 6
                                            // Clock signal from internal oscillator output
 7
     logic int_osc;
     logic [N-1:0] counter, strobe_counter; // Counter registers
                                         // Clock strobe signal
     logic ck_stb;
     logic led_state;
                                         // Register to store led_state.
10
                                           // Slow clock signal
11
     logic slow_clk;
12
13
     // Internal high-speed oscillator
      HSOSC #(.CLKHF_DIV(2'b01))
14
15
            hf_osc (.CLKHFPU(1'b1), .CLKHFEN(1'b1), .CLKHF(int_osc));
16
17 ...
```

```
. . .
   // Counter
       always_ff @(posedge int_osc) begin
         if(!nreset) counter <= 0;</pre>
                       counter <= counter + 1;</pre>
         else
       end
       assign slow_clk = counter[N-1];
10
11
      // Strobe counter
12
       always_ff @(posedge int_osc) begin
13
      if(!nreset | ck_stb) strobe_counter <= 0;</pre>
                                 strobe_counter <= strobe_counter + 1;</pre>
14
         else
15
       end
16
17 ...
```

```
. . .
   // Strobe generation
      always_ff @(posedge int_osc) begin
     ck_stb <= (strobe_counter == STROBE_THRESHOLD - 1'b1);</pre>
      end
      always_ff @(posedge int_osc) begin
    if(!nreset)
                     led_state <= 0;</pre>
10
     else if(ck_stb) led_state = ~led_state;
11
      end
12
13
      // Assign LED output
14
      assign led_slow_clk = slow_clk;
15
      assign led_strobe = led_state;
16
17 endmodule
```

