# Lab 4 Specifications

### **Lab-specific Specifications**

## **Proficiency**

$\square$ Design plays Für Elise from provided starter code
$\square$ Note durations match the durations specified in the starter code for Für Elise (i.e., the
tune plays at the correct tempo)
$\square$ Individual pitches are accurate to within 1% across the frequency range (of 220-1000 Hz)
(calculations should be provided in the report to verify this)
$\square$ All rests (pauses with no sound) are played properly
☐ Code uses #define macros for memory-mapped registers
Excellence
$\square$ Report contains accurate calculations for <b>minimum duration</b> supported
☐ Report contains accurate calculations for <b>maximum duration</b> supported
☐ Report contains accurate calculations for <b>minimum frequency</b> supported
□ Report contains accurate calculations for <b>maximum frequency</b> supported
$\square$ Report provides documentation and calculations to show that the durations and pitches
are correct based on the timer configuration.
$\square$ Design contains potentiometer to control the output volume.
$\square$ Design plays an extra composition of your choice. You need not compose the tune from
scratch, it is acceptable to transpose an existing tune.

### **General Specifications**

### **Proficiency**

General Schematic Specifications
<ul> <li>□ All pin names labeled</li> <li>□ All pin numbers labeled</li> <li>□ Crossing wires clearly identified as junction or unconnected</li> <li>□ Neat layout (e.g., clear organization and spacing)</li> <li>□ All parts labeled with part number</li> <li>□ All component values present</li> </ul>
Block Diagram
$\Box$ Block diagram present with one block per System Verilog module $\Box$ Each block includes all input and output signals
HDL & Code Specifications
General Formatting
<ul> <li>□ Descriptive filename (e.g., lab2_jb.sv)</li> <li>□ Descriptive variable names</li> <li>□ Neat formatting (e.g., standard indentation, consistent formatting for variable names (kebab-case/snake_case/camelCase/PascalCase))</li> <li>□ Descriptive and clear function/module names</li> </ul>
Comments
$\hfill\Box$ Comments to indicate the purpose of each function/module
Lab Writeup/Summary
<ul> <li>□ Brief (e.g., 3-5 sentence) description of the main goals of the assignment and what was done.</li> <li>□ Explanation of design approach. How did you go about designing and implementing the design?</li> <li>□ Explanation of testing approach. How did you verify your design was behaving as expected?</li> <li>□ Statement of whether the design meets all the requirements. If not, list the shortcomings</li> <li>□ Number of hours spent working on the lab are included.</li> <li>□ Writeup contains minimal spelling or grammar issues and any errors do not significantly detract from clarity of the writeup.</li> <li>□ (Optional) List comments or suggestions on what was particularly good about the as</li> </ul>
□ (Optional) List comments or suggestions on what was particularly good about the as signment or what you think needs to change in future versions.

### Excellence

<ul> <li>Standard symbols used for all components where applicable</li> <li>Signals "flow" from left to right where possible (e.g., inputs on left hand side, outputs on right hand side)</li> <li>Title block with author name, title, and date</li> </ul>
HDL & Code Specifications
General Formatting
<ul> <li>□ Name, email, and date at the top of every file</li> <li>□ Comment at the top of each source code file to describe what is in it</li> <li>□ Clear and organized hierarchy (e.g., delineation between top level modules and submodules)</li> </ul>
Testbenches
$\Box$ Test benches written for each individual module to demonstrate proper operation $\Box$ Test bench output included in the report
Lab Writeup/Summary
$\Box$ Writeup is free of spelling and grammar issues

#### Comments

Add specific notes here about the assignment.