Interrupts

Lecture 10

Josh Brake
Harvey Mudd College

Learning Objectives

By the end of this lecture you will be able to:


- Understand the Cortex Microcontroller System Interface Standard (CMSIS)
- Explain the basic exception model used on ARM Cortex-M4 processors
- Configure interrupts to quickly respond to information from on-board peripherals like GPIO pins and timers

Outline

- The Common Microcontroller Software Interface Standard (CMSIS)
- Interrupts and Exceptions
 - The exception model in ARM Cortex-M4 processors
 - The Nested Vector Interrupt Controller (NVIC)
 - Configuring interrupts on ARM Cortex-M4
- Activity
 - Toggle LED with switch using polling and interrupts

Common Microcontroller Software Interface Standard (CMSIS)


CMSIS Major Components



The benefits of CMSIS

- Software reusability
- Software compatibility
- Easy to learn and use
- Toolchain independent
- Openness

CMSIS-Core Structure



CMSIS-Core structure

p. 51 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors

Using CMSIS-Core




FIGURE 2.14

Using CMSIS-Core in a project

p. 52 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors

Files to Include in a project

- Startup Code (typically startup_<device>.c/.s)
- Application code (main.c)
- <device>.h
 - core_cm4.h
 - system_<device>.h
 - system_<device>.c
- Peripheral Driver files (custom drivers you write or import)
 - For example, the drivers you are writing for lab.

Using CMSIS-Core: Startup Files




FIGURE 2.14

Using CMSIS-Core in a project

p. 52 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors

startup_<device>.c/.s

```
STM32L4xx_Startup.s
```

- Set the initial stack pointer (SP)
- Set the initial PC == Reset_Handler
- Set up the vector table entries with the exception ISR addresses.
- Branches to main in the C library (which eventually calls main()).

stm321432xx_Vectors.s

```
_vectors:
           // Internal exceptions and interrupts
           VECTOR __stack_end__
           VECTOR Reset_Handler
           EXC_HANDLER NMI_Handler
           VECTOR HardFault_Handler
 9
           ISR_RESERVED
10
           ISR RESERVED
11
           ISR_RESERVED
12
           ISR RESERVED
13
           ISR_RESERVED
14
           ISR_RESERVED
15
           ISR_RESERVED
16
           EXC_HANDLER SVC_Handler
17
           ISR_RESERVED
18
           ISR RESERVED
           EXC_HANDLER PendSV_Handler
19
20
           EXC HANDLER SysTick Handler
```

Table 46. STM32L41xxx/42xxx/43xxx/44xxx/45xxx/46xxx vector table

Position	Priority	Type of priority	Acronym	Description	Address
-	-	-	-	Reserved	0x0000 0000
-	-3	fixed	Reset	Reset	0x0000 0004
-	-2	fixed	NMI	Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.	0x0000 0008
-	-1	fixed	HardFault	All classes of fault	0x0000 000C
-	0	settable	MemManage	Memory management	0x0000 0010
-	1	settable	BusFault	Pre-fetch fault, memory access fault	0x0000 0014
-	2	settable	UsageFault	Undefined instruction or illegal state	0x0000 0018
-	-	-	-	Reserved	0x0000 001C - 0x0000 0028
-	3	settable	SVCall	System service call via SWI instruction	0x0000 002C
-	4	settable	Debug	Monitor	0x0000 0030
-	-	-	-	Reserved	0x0000 0034
-	5	settable	PendSV	Pendable request for system service	0x0000 0038
-	6	settable	SysTick	System tick timer	0x0000 003C
0	7	settable	WWDG	Window Watchdog interrupt	0x0000 0040
1	8	settable	PVD_PVM	PVD/PVM1/PVM2 ⁽¹⁾ /PVM3/PVM4 through EXTI lines 16/35/36/37/38 interrupts	0x0000 0044
2	9	settable	RTC_TAMP_STAMP /CSS_LSE	RTC Tamper or TimeStamp /CSS on LSE through EXTI line 19 interrupts	0x0000 0048
3	10	settable	RTC_WKUP	RTC Wakeup timer through EXTI line 20 0x00000 0	
4	11	settable	FLASH	Flash global interrupt	0x0000 0050
5	12	settable	RCC	RCC global interrupt	0x0000 005C
6	13	settable	EXTI0	EXTI Line0 interrupt	0x0000 005C
7	14	settable	EXTI1	EXTI Line1 interrupt 0x0000	
8	15	settable	EXTI2	EXTI Line2 interrupt 0x0000 0060	
9	16	settable	EXTI3	EXTI Line3 interrupt 0x0000 0064	
10	17	settable	EXTI4	EXTI Line4 interrupt	0x0000 0068

RM0394 p. 321

12 / 56

Using CMSIS-Core: Device Files




FIGURE 2.14

Using CMSIS-Core in a project

p. 52 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors

<device>.h

- Data structures and the address mapping for all peripherals
- Peripherals registers declarations and bits definition
- Macros to access peripheral's registers hardware

stm321432xx.h

Base Addresses

```
** @addtogroup Peripheral_memory_map
     * @{
     */
 4 #define FLASH BASE
                                 (0x08000000UL) /*!< FLASH(up to 256 KB) base address */
 5 #define FLASH_END
                                 (0x0803FFFFUL) /*!< FLASH END address
                                                                                      */
 6 #define FLASH BANK1 END
                                 (0x0803FFFFUL) /*!< FLASH END address of bank1
                                                                                      */
                                 (0x20000000UL) /*!< SRAM1(up to 48 KB) base address */
 7 #define SRAM1_BASE
 8 #define SRAM2 BASE
                                 (0x10000000UL) /*! < SRAM2(16 KB) base address */
 9 #define PERIPH BASE
                                 (0x40000000UL) /*!< Peripheral base address */
10 #define QSPI_BASE
                                 (0x9000000UL) /*!< QUADSPI memories accessible over AHB base address *
11
12 #define QSPI R BASE
                                 (0xA0001000UL) /*!< QUADSPI control registers base address */
13 #define SRAM1_BB_BASE
                                 (0x22000000UL) /*!< SRAM1(96 KB) base address in the bit-band region */
14 #define PERIPH BB BASE
                                 (0x42000000UL) /*!< Peripheral base address in the bit-band region */
```

stm321432xx.h

SPI Register Mapping

```
1 /**
   * Obrief Serial Peripheral Interface
    */
   typedef struct
6 {
    __IO uint32_t CR1;
                         /*!< SPI Control register 1,
                                                                            Address offset
   __IO uint32_t CR2;
                         /*!< SPI Control register 2,
                                                                            Address offset
    __IO uint32_t SR;
                         /*!< SPI Status register,</pre>
                                                                            Address offset
    10
                                                                            Address offset
11
                                                                            Address offset
                       /*!< SPI Rx CRC register,
   __IO uint32_t RXCRCR;
                                                                            Address offset
12
   __IO uint32_t TXCRCR;
                         /*!< SPI Tx CRC register,
                                                                            Address offset
13
14 } SPI TypeDef;
```

Bit definitions

```
1 #define GPIO_MODER_MODE0_Pos
                                          (OU)
 2 #define GPIO MODER MODE0 Msk
                                          (0x3UL << GPIO MODER MODE0 Pos)
                                                                                 /*!< 0x00000003 */
 3 #define GPIO_MODER_MODE0
                                          GPIO_MODER_MODE0_Msk
 4 #define GPIO MODER MODE0 0
                                          (0x1UL << GPIO MODER MODE0 Pos)
                                                                                 /*!< 0x00000001 */
 5 #define GPIO MODER MODE0 1
                                          (0x2UL << GPIO MODER MODE0 Pos)
                                                                                 /*!< 0x00000002 */
1 /**
     * @brief General Purpose I/O
     */
   typedef struct
 6
     __IO uint32_t MODER;
                             /*!< GPIO port mode register,
                                                                           Address offset: 0x00
     __IO uint32_t OTYPER;
                             /*!< GPIO port output type register,</pre>
                                                                           Address offset: 0x04
     __IO uint32_t OSPEEDR;
                             /*!< GPIO port output speed register,</pre>
                                                                           Address offset: 0x08
     __IO uint32_t PUPDR;
                              /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C
10
11
     IO uint32 t IDR;
                               /*!< GPIO port input data register,
                                                                           Address offset: 0x10
12
                               /*!< GPIO port output data register,
                                                                          Address offset: 0x14
     __IO uint32_t ODR;
                               /*!< GPIO port bit set/reset register,
13
     __IO uint32_t BSRR;
                                                                         Address offset: 0x18
     IO uint32 t LCKR;
                               /*!< GPIO port configuration lock register, Address offset: 0x1C
14
                             /*! GPIO alternate function registers, Address offset: 0x20-0x24
     IO uint32 t AFR[2];
15
16
     __IO uint32_t BRR;
                               /*!< GPIO Bit Reset register,
                                                                         Address offset: 0x28
17
18 } GPIO TypeDef;
1 #define GPIOA ((GPIO TypeDef *) GPIOA BASE)
```

Using bit definitions

Example code to set PA0 to OUTPUT $(0 \times 1 = 0 \times 0)$

```
1 GPIOA->MODER &= ~(0b11 << GPIO_MODER_MODE0_Pos) // Clear bits
2 GPIOA->MODER |= (0b01 << GPIO_MODER_MODE0_Pos) // Set bit 0</pre>
```

Macros in C (#define)

Object-like Macros

```
1 #define <TOKEN_NAME> <TOKEN_VALUE>
2 #define BUFFER_SIZE 2056
3 foo = (char *) malloc (BUFFER_SIZE);
```

Function-like Macros

```
1 #define <MACRO_NAME>(<param1>,<param2>,...) (<stuff to do>)
2
3 #define min(X, Y) ((X) < (Y) ? (X) : (Y))
4
5 x = min(a, b); → x = ((a) < (b) ? (a) : (b));
6 y = min(1, 2); → y = ((1) < (2) ? (1) : (2));</pre>
```

https://gcc.gnu.org/onlinedocs/cpp/Macros.html#Macros

_VAL2FLD Macro

```
1 /**
  \brief Mask and shift a bit field value for use in a register bit range.
  \param[in] field Name of the register bit field.
  \param[in] value Value of the bit field. This parameter is interpreted as an uint32 t type.
                   Masked and shifted value.
  \return
6 */
7 #define VAL2FLD(field, value) (((uint32 t)(value) << field ## Pos) & field ## Msk)</pre>
2 #define GPIO_MODER_MODE3_Pos
                                    (6U)
3 #define GPIO MODER MODE3 Msk
                                    (0x3UL << GPIO MODER MODE3 Pos)
                                                                      /*!< 0x000000C0 */
4 #define GPIO MODER MODE3
                                    GPIO MODER MODE3 Msk
5 #define GPIO MODER MODE3 0
                                  (0x1UL << GPIO MODER MODE3 Pos)
                                                                      /*!< 0x00000040 */
6 #define GPIO MODER MODE3 1
                                   (0x2UL << GPIO MODER MODE3 Pos)
                                                                      /*!< 0x00000080 */
 0b0000000000000000000000000000000011
3 0b00000000000000000000000000000011 << 6U = 0b00000000000000000000000011000000
```

_VAL2FLD Macro

```
1 /**
2 \brief Mask and shift a bit field value for use in a register bit range.
3 \param[in] field Name of the register bit field.
4 \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type.
5 \return Masked and shifted value.
6 */
7 #define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)</pre>
```

Example: Set MODER3 to 0b01 (output)

```
1 _VAL2FLD(GPIO_MODER_MODE3, 0b01)
```

Expands to

_FLD2VAL Macro

Similar idea to _VAL2FLD but going the other way

```
1 /**
2 \brief Mask and shift a register value to extract a bit filed value.
3 \param[in] field Name of the register bit field.
4 \param[in] value Value of register. This parameter is interpreted as an uint32_t type.
5 \return Masked and shifted bit field value.
6 */
7 #define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
```

system_stm32f4xx.c

- SystemInit(): This function is called at startup just after reset and before branch to main program. This call is made inside the startup_stm32f4xx.s file.
- SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.
- SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.

ARM Cortex-M4 Exception Model

Sources of exceptions




FIGURE 7.1

Various sources of exceptions in a typical microcontroller

Figure 7.1, p.230 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors

Interrupt Servicing Sequence

- 1. Peripheral asserts interrupt request
- 2. Processor suspends currently operating task
- 3. Processor executes an Interrupt Service Routine (ISR) to service the peripheral and optionally clear the interrupt request
- 4. Processor resumes previously suspended task.

Vector Table

- Table of addresses to functions that are placed starting at address 0x000000.
- Each memory location contains the address of different exception/interrupt handlers

Table 46. STM32L41xxx/42xxx/43xxx/44xxx/45xxx/46xxx vector table	(continued)	į

11	Position	Priority	Type of priority	Acronym	Description	Address
13 20 settable DMA1_CH3 DMA1 channel 3 interrupt DX0000 0074	11	18	settable	DMA1_CH1	DMA1 channel 1 interrupt	0x0000 006C
14 21 settable DMA1_CH4 DMA1 channel 4 interrupt 0x0000 0078 15 22 settable DMA1_CH5 DMA1 channel 5 interrupt 0x0000 007C 16 23 settable DMA1_CH6 DMA1 channel 6 interrupt 0x0000 0080 17 24 settable DMA1_CH7 DMA1 channel 7 interrupt 0x0000 0084 18 25 settable DMA1_CH7 DMA1 channel 7 interrupt 0x0000 0084 19 26 settable CAD1_ZX (1) CAN1_TX interrupts 0x0000 008C 20 27 settable CAN1_RX0(1) CAN1_RX1 interrupt 0x0000 009C 21 28 settable CAN1_RX1(1) CAN1_RX1 interrupt 0x0000 0090 22 29 settable CAN1_RX1(1) CAN1_RX1 interrupt 0x0000 0098 23 30 settable EXTID_SEC(1) CAN1_SCE interrupt 0x0000 0098 24 31 settable TIM1_BRKTIM15 TIM1 Break/TIM15 global interrupts 0x0000 0000 25	12	19	settable	DMA1_CH2	DMA1 channel 2 interrupt	0x0000 0070
15 22 settable DMA1_CH5 DMA1 channel 5 interrupt 0x0000 007C 16 23 settable DMA1_CH6 DMA1 channel 6 interrupt 0x0000 0080 17 24 settable DMA1_CH7 DMA1 channel 7 interrupt 0x0000 0084 18 25 settable ADC1_2 ADC1 and ADC2 ⁽²⁾ global interrupt 0x0000 0088 19 26 settable CAN1_TX ⁽¹⁾ CAN1_TX interrupts 0x0000 008C 20 27 settable CAN1_RX0 ⁽¹⁾ CAN1_RX0 interrupts 0x0000 0090 21 28 settable CAN1_SCE ⁽¹⁾ CAN1_RX1 interrupt 0x0000 0094 22 29 settable EXTI Line[9:5] interrupts 0x0000 0096 24 31 settable EXTI Line[9:5] interrupts 0x0000 0090 25 32 settable TIM1_BRK/TIM15 TIM1 Break/TIM15 global interrupts 0x0000 0004 26 33 settable TIM1_CC TIM1 trigger and commutation interrupt 0x0000 0004 26 33	13	20	settable	DMA1_CH3	DMA1 channel 3 interrupt	0x0000 0074
16 23 settable DMA1_CH6 DMA1 channel 6 interrupt 0x0000 0080 17 24 settable DMA1_CH7 DMA1 channel 7 interrupt 0x0000 0084 18 25 settable ADC1_2 ADC1 and ADC2 ⁽²⁾ global interrupt 0x0000 0086 19 26 settable CAN1_TX ⁽¹⁾ CAN1_TX interrupts 0x0000 0090 20 27 settable CAN1_RX0 ⁽¹⁾ CAN1_RX0 interrupts 0x0000 0090 21 28 settable CAN1_RX1 ⁽¹⁾ CAN1_RX1 interrupt 0x0000 0094 22 29 settable CAN1_SCE ⁽¹⁾ CAN1_SCE interrupt 0x0000 0096 23 30 settable EXTI Line[9:5] interrupts 0x0000 0096 24 31 settable EXTI Line[9:5] interrupts 0x0000 0090 25 32 settable TIM1_BRK/TIM16 TIM1 Break/TIM16 global interrupts 0x0000 0000 25 32 settable TIM1_TRG_COM TIM1 trigger and commutation interrupt 0x0000 0000 26 33	14	21	settable	DMA1_CH4	DMA1 channel 4 interrupt	0x0000 0078
17 24 settable DMA1_CH7 DMA1 channel 7 interrupt 0x0000 0084 18 25 settable ADC1_2 ADC1 and ADC2 ⁽²⁾ global interrupt 0x0000 0086 19 26 settable CAN1_TX ⁽¹⁾ CAN1_TX interrupts 0x0000 0090 20 27 settable CAN1_RX0 ⁽¹⁾ CAN1_RX0 interrupts 0x0000 0090 21 28 settable CAN1_RX1 ⁽¹⁾ CAN1_RX1 interrupt 0x0000 0094 22 29 settable CAN1_SCE ⁽¹⁾ CAN1_SCE interrupt 0x0000 0096 23 30 settable EXTI Line[9:5] interrupts 0x0000 0096 24 31 settable TIM1_BRK/TIM15 TIM1 Break/TIM15 global interrupts 0x0000 0000 25 32 settable TIM1_UP/TIM16 TIM1 Update/TIM16 global interrupts 0x0000 0004 26 33 settable TIM1_TRG_COM TIM1 trigger and commutation interrupt 0x0000 0004 27 34 settable TIM2 TIM2 global interrupt 0x0000 0000 <t< td=""><td>15</td><td>22</td><td>settable</td><td>DMA1_CH5</td><td>DMA1 channel 5 interrupt</td><td>0x0000 007C</td></t<>	15	22	settable	DMA1_CH5	DMA1 channel 5 interrupt	0x0000 007C
18 25 settable ADC1_2 ADC1 and ADC2 ⁽²⁾ global interrupt 0x0000 0088 19 26 settable CAN1_TX ⁽¹⁾ CAN1_TX interrupts 0x0000 008C 20 27 settable CAN1_RX0 ⁽¹⁾ CAN1_RX0 interrupts 0x0000 0090 21 28 settable CAN1_RX1 ⁽¹⁾ CAN1_RX1 interrupt 0x0000 0094 22 29 settable CAN1_SCE ⁽¹⁾ CAN1_SCE interrupt 0x0000 0098 23 30 settable EXTI_Line[9:5] interrupts 0x0000 009C 24 31 settable TIM1_BRK/TIM15 TIM1 Break/TIM15 global interrupts 0x0000 00A0 25 32 settable TIM1_UP/TIM16 TIM1 Update/TIM16 global interrupts 0x0000 00A0 26 33 settable TIM1_TRG_COM TIM1 trigger and commutation interrupt 0x0000 00A0 27 34 settable TIM2 TIM2 global interrupt 0x0000 00A0 28 35 settable TIM2 TIM3 global interrupt 0x0000 00B0 29 <td>16</td> <td>23</td> <td>settable</td> <td>DMA1_CH6</td> <td>DMA1 channel 6 interrupt</td> <td>0x0000 0080</td>	16	23	settable	DMA1_CH6	DMA1 channel 6 interrupt	0x0000 0080
19	17	24	settable	DMA1_CH7	DMA1 channel 7 interrupt	0x0000 0084
20 27 settable CAN1_RX0 ⁽¹⁾ CAN1_RX0 interrupts 0x0000 0090 21 28 settable CAN1_RX1 ⁽¹⁾ CAN1_RX1 interrupt 0x0000 0094 22 29 settable CAN1_SCE (1) CAN1_SCE interrupt 0x0000 0098 23 30 settable EXTI_Line[9:5] interrupts 0x0000 009C 24 31 settable TIM1_BRK/TIM15 TIM1 Break/TIM15 global interrupts 0x0000 00A0 25 32 settable TIM1_UP/TIM16 TIM1 Update/TIM16 global interrupts 0x0000 00A4 26 33 settable TIM1_CC TIM1 trigger and commutation interrupt 0x0000 00A8 27 34 settable TIM2 TIM2 global interrupt 0x0000 00AC 28 35 settable TIM2 TIM3 global interrupt 0x0000 00B0 29 36 settable TIM3 (3) TIM3 global interrupt 0x0000 00B4 30 37 settable I2C1_EV I2C1 event interrupt 0x0000 00BC 32 39 <td>18</td> <td>25</td> <td>settable</td> <td>ADC1_2</td> <td>ADC1 and ADC2⁽²⁾ global interrupt</td> <td>0x0000 0088</td>	18	25	settable	ADC1_2	ADC1 and ADC2 ⁽²⁾ global interrupt	0x0000 0088
21 28 settable CAN1_RX1 ⁽¹⁾ CAN1_RX1 interrupt 0x0000 0094 22 29 settable CAN1_SCE (1) CAN1_SCE interrupt 0x0000 0098 23 30 settable EXTI_Line[9:5] interrupts 0x0000 009C 24 31 settable TIM1_BRK/TIM15 TIM1 Break/TIM15 global interrupts 0x0000 00A0 25 32 settable TIM1_UP/TIM16 TIM1 Update/TIM16 global interrupts 0x0000 00A4 26 33 settable TIM1_CC TIM1 trigger and commutation interrupt 0x0000 00A6 27 34 settable TIM2_CC TIM1 capture compare interrupt 0x0000 00AC 28 35 settable TIM2_CC TIM1 global interrupt 0x0000 00B0 29 36 settable TIM3_SIDBAL interrupt 0x0000 00B4 30 37 settable - Reserved 0x0000 00BC 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00C0 32 39 settable	19	26	settable	CAN1_TX ⁽¹⁾	CAN1_TX interrupts	0x0000 008C
22 29 settable CAN1_SCE (1) CAN1_SCE interrupt 0x0000 0098 23 30 settable EXTI_Line[9:5] interrupts 0x0000 009C 24 31 settable TIM1_BRK/TIM15 TIM1 Break/TIM15 global interrupts 0x0000 00A0 25 32 settable TIM1_UP/TIM16 TIM1 Update/TIM16 global interrupts 0x0000 00A4 26 33 settable TIM1_TRG_COM TIM1 trigger and commutation interrupt 0x0000 00A6 27 34 settable TIM2_C TIM1 capture compare interrupt 0x0000 00AC 28 35 settable TIM2_TRG_COM TIM2 global interrupt 0x0000 00BC 29 36 settable TIM2_TRG_COM TIM3 global interrupt 0x0000 00BA 30 37 settable - Reserved 0x0000 00BA 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00BC 32 39 settable I2C2_EV[4] I2C2 event interrupt 0x0000 00C 33 40<	20	27	settable	CAN1_RX0 ⁽¹⁾	CAN1_RX0 interrupts	0x0000 0090
23 30 settable EXTI9_5 EXTI Line[9:5] interrupts 0x0000 009C 24 31 settable TIM1_BRK/TIM15 TIM1 Break/TIM15 global interrupts 0x0000 00A0 25 32 settable TIM1_UP/TIM16 TIM1 Update/TIM16 global interrupts 0x0000 00A4 26 33 settable TIM1_TRG_COM TIM1 trigger and commutation interrupt 0x0000 00A6 27 34 settable TIM2 TIM2 global interrupt 0x0000 00AC 28 35 settable TIM2 TIM2 global interrupt 0x0000 00B0 29 36 settable TIM3 TIM3 global interrupt 0x0000 00B4 30 37 settable - Reserved 0x0000 00B6 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00C0 32 39 settable I2C2_ER I2C2 event interrupt 0x0000 00C0 33 40 settable I2C2_ER(4) I2C2 event interrupt 0x0000 00C4 34 41	21	28	settable	CAN1_RX1 ⁽¹⁾	CAN1_RX1 interrupt	0x0000 0094
24 31 settable TIM1_BRK/TIM15 TIM1 Break/TIM15 global interrupts 0x0000 00A0 25 32 settable TIM1_UP/TIM16 TIM1 Update/TIM16 global interrupts 0x0000 00A4 26 33 settable TIM1_TRG_COM TIM1 trigger and commutation interrupt 0x0000 00AC 27 34 settable TIM1_CC TIM1 capture compare interrupt 0x0000 00AC 28 35 settable TIM2 TIM2 global interrupt 0x0000 00B0 29 36 settable TIM3 global interrupt 0x0000 00B4 30 37 settable - Reserved 0x0000 00B6 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00B0 32 39 settable I2C2_ER I2C2 event interrupt 0x0000 00C0 33 40 settable I2C2_ER(4) I2C2 event interrupt 0x0000 00C4 34 41 settable SPI1 SPI1 global interrupt 0x0000 00C6 35 42 sett	22	29	settable	CAN1_SCE ⁽¹⁾	CAN1_SCE interrupt	0x0000 0098
25 32 settable TIM1_UP/TIM16 TIM1 Update/TIM16 global interrupts 0x0000 0044 26 33 settable TIM1_TRG_COM TIM1 trigger and commutation interrupt 0x0000 00AC 27 34 settable TIM1_CC TIM1 capture compare interrupt 0x0000 00BC 28 35 settable TIM2 TIM2 global interrupt 0x0000 00BC 29 36 settable TIM3 global interrupt 0x0000 00B4 30 37 settable - Reserved 0x0000 00B6 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00BC 32 39 settable I2C2_ER I2C1 error interrupt 0x0000 00C0 33 40 settable I2C2_ER(4) I2C2 event interrupt 0x0000 00C4 34 41 settable SPI1 SPI1 global interrupt 0x0000 00C6 35 42 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable U	23	30	settable	EXTI9_5	EXTI Line[9:5] interrupts	0x0000 009C
26 33 settable TIM1_TRG_COM TIM1 trigger and commutation interrupt 0x0000 00A8 27 34 settable TIM1_CC TIM1 capture compare interrupt 0x0000 00AC 28 35 settable TIM2 TIM2 global interrupt 0x0000 00B0 29 36 settable TIM3 global interrupt 0x0000 00B4 30 37 settable - Reserved 0x0000 00B8 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00BC 32 39 settable I2C2_ER I2C1 error interrupt 0x0000 00C0 33 40 settable I2C2_EV(4) I2C2 event interrupt 0x0000 00C4 34 41 settable SPI1 SPI1 global interrupt 0x0000 00C6 35 42 settable SPI2 SPI2 global interrupt 0x0000 00C0 36 43 settable USART1 USART1 global interrupt 0x0000 00D0 37 44 settable USART2	24	31	settable	TIM1_BRK/TIM15	TIM1 Break/TIM15 global interrupts	0x0000 00A0
27 34 settable TIM1_CC TIM1 capture compare interrupt 0x0000 00AC 28 35 settable TIM2 TIM2 global interrupt 0x0000 00B0 29 36 settable TIM3 global interrupt 0x0000 00B4 30 37 settable - Reserved 0x0000 00B6 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00C0 32 39 settable I2C2_ER I2C1 error interrupt 0x0000 00C0 33 40 settable I2C2_EV(4) I2C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER(4) I2C2 event interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART2 global interrupt 0x0000 00D4 38 45 settable USART3 global interrupt <td< td=""><td>25</td><td>32</td><td>settable</td><td>TIM1_UP/TIM16</td><td>TIM1 Update/TIM16 global interrupts</td><td>0x0000 00A4</td></td<>	25	32	settable	TIM1_UP/TIM16	TIM1 Update/TIM16 global interrupts	0x0000 00A4
28 35 settable TIM2 TIM2 global interrupt 0x0000 00B0 29 36 settable TIM3(3) TIM3 global interrupt 0x0000 00B4 30 37 settable - Reserved 0x0000 00B6 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00C0 32 39 settable I2C1_ER I2C1 error interrupt 0x0000 00C0 33 40 settable I2C2_EV(4) I2C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER(4) I2C2 error interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART3 global interrupt 0x0000 00D6 40 47 settable EXTI Line[15:10] interr	26	33	settable	TIM1_TRG_COM	TIM1 trigger and commutation interrupt	0x0000 00A8
29 36 settable TIM3(3) TIM3 global interrupt 0x0000 00B4 30 37 settable - Reserved 0x0000 00B8 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00C0 32 39 settable I2C1_ER I2C1 error interrupt 0x0000 00C4 34 41 settable I2C2_EV(4) I2C2 event interrupt 0x0000 00C4 34 41 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 SPI2 global interrupt 0x0000 00DC 37 44 settable USART1 USART1 global interrupt 0x0000 00Dd 38 45 settable USART2 USART2 global interrupt 0x0000 00Dd 40 47 settable EXTI Line[15:10] interrupt 0x0000 00Ed 41 48 settable EXTI Line[15:10] interrupts 0x0000 00Ed 42 49 settable - Reserved 0x0000 00E8	27	34	settable	TIM1_CC	TIM1 capture compare interrupt	0x0000 00AC
30 37 settable - Reserved 0x0000 00B8 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00BC 32 39 settable I2C1_ER I2C1 error interrupt 0x0000 00C0 33 40 settable I2C2_EV ⁽⁴⁾ I2C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER ⁽⁴⁾ I2C2 event interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 ⁽⁴⁾ SPI2 global interrupt 0x0000 00DC 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3 USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E4 42 49 settable RESERVED RESERVED 0x0000 00E8 50 SPI2 SPI2	28	35	settable	TIM2	TIM2 global interrupt 0x0000	
31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00BC 32 39 settable I2C1_ER I2C1 error interrupt 0x0000 00C0 33 40 settable I2C2_EV ⁽⁴⁾ I2C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER ⁽⁴⁾ I2C2 error interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 ⁽⁴⁾ SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3 global interrupt 0x0000 00DC 40 47 settable EXTI Line[15:10] interrupts 0x0000 00E4 41 48 settable RC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable Reserved <td>29</td> <td>36</td> <td>settable</td> <td>TIM3⁽³⁾</td> <td colspan="2">· · · · · · · · · · · · · · · · · · ·</td>	29	36	settable	TIM3 ⁽³⁾	· · · · · · · · · · · · · · · · · · ·	
32 39 settable I2C1_ER I2C1 error interrupt 0x0000 00C0 33 40 settable I2C2_EV ⁽⁴⁾ I2C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER ⁽⁴⁾ I2C2 error interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 ⁽⁴⁾ SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3 global interrupt 0x0000 00DC 40 47 settable EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable - Reserved 0x0000 00E8	30	37	settable	-	Reserved	0x0000 00B8
33 40 settable I2C2_EV(⁴) I2C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER(⁴) I2C2 error interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2(⁴) SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3 global interrupt 0x0000 00DC 40 47 settable EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable - Reserved 0x0000 00E8	31	38	settable	I2C1_EV	I2C1 event interrupt 0x0000 0	
34 41 settable I2C2 ER ⁽⁴⁾ I2C2 error interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 ⁽⁴⁾ SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E4 41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable - Reserved 0x0000 00E8	32	39	settable	I2C1_ER	I2C1 error interrupt	0x0000 00C0
35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 ⁽⁴⁾ SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3 ⁽⁴⁾ USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable - Reserved 0x0000 00E8	33	40	settable	I2C2_EV ⁽⁴⁾	I2C2 event interrupt	0x0000 00C4
36 43 settable SPI2 ⁽⁴⁾ SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3 ⁽⁴⁾ USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable - Reserved 0x0000 00E8	34	41	settable	I2C2_ER ⁽⁴⁾	I2C2 error interrupt	0x0000 00C8
37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3(4) USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable - Reserved 0x0000 00E8	35	42	settable	SPI1	SPI1 global interrupt	0x0000 00CC
38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable Reserved 0x0000 00E8	36	43	settable	SPI2 ⁽⁴⁾	SPI2 global interrupt 0x0000 00D0	
39 46 settable USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable Reserved 0x0000 00E8	37	44	settable	USART1	USART1 global interrupt 0x0000 00D4	
40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable Reserved 0x0000 00E8	38	45	settable	USART2	USART2 global interrupt 0x0000 00D8	
41 48 settable RTC_ALARM RTC alarms through EXTI line 18 interrupts 0x0000 00E4 42 49 settable - Reserved 0x0000 00E8	39	46	settable	USART3 ⁽⁴⁾	USART3 global interrupt 0x0000 00D0	
42 49 settable - Reserved 0x0000 00E8	40	47	settable	EXTI15_10	EXTI Line[15:10] interrupts 0x0000 00E0	
	41	48	settable	RTC_ALARM	RTC alarms through EXTI line 18 interrupts 0x0000 00E4	
43 50 settable - Reserved 0x0000 00EC	42	49	settable	-	Reserved	0x0000 00E8
	43	50	settable	-	Reserved	0x0000 00EC

322/1600 RM0394 Rev 4

Nested Vector Interrupt Controller

- On Cortex-M4 the NVIC supports up to 240 IRQs, a Non-Maskable Interrupt, a SysTick timer interrupt, and a number of system exceptions.
- When handling and IRQ, some of the registers are stored on the stack automatically and are automatically restored. This allows exception handlers to be written as standard C functions.
- Nested refers to the fact that we have different priorities and therefore can handle an interrupt with a higher priority in the middle of handling an interrupt of a lower priority.
- Vector refers to the fact that the interrupt service handlers are addresses pointing to functions.

Interrupt Priorities

- Interrupt priority levels allow us to define which interrupts can pre-empt others
- Cortex-M processors support three fixed highest-priority levels and up to 256 level of programmable priority.
 - However, the actual number of available levels is chip dependent since implementing all 256 levels can be costly in terms of power and speed.
- Three negative priorities (hard fault, NMI, and reset) can pre-empt any other exceptions

Interrupt Priorities



FIGURE 7.2

A priority-level register with 3 bits implemented (8 programmable priority levels)

Figure 7.2 p. 236 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors




FIGURE 7.4

Available priority levels with 3-bit or 4-bit priority width

Figure 7.4 p. 237 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors

Exception Definitions

Table 7.3 CMSIS-Core Exception Definitions					
Exception Number	Exception Type	CMSIS-Core Enumeration (IRQn)	CMSIS-Core Enumeration Value	Exception Handler Name	
1	Reset	-	-	Reset_Handler	
2	NMI	NonMaskableInt_IRQn	-14	NMI_Handler	
3	Hard Fault	HardFault_IRQn	-13	HardFault_Handler	
4	MemManage Fault	MemoryManagement_IRQn	-12	MemManage_Handler	
5	Bus Fault	BusFault_IRQn	–11	BusFault_Handler	
6	Usage Fault	UsageFault_IRQn	-10	UsageFault_Handler	
11	SVC	SVCall_IRQn	- 5	SVC_Handler	
12	Debug Monitor	DebugMonitor_IRQn	-4	DebugMon_Handler	
14	PendSV	PendSV_IRQn	-2	PendSV_Handler	
15	SYSTICK	SysTick_IRQn	–1	SysTick_Handler	
16	Interrupt #0	(device-specific)	0	(device-specific)	
17	Interrupt #1 - #239	(device-specific)	1 to 239	(device-specific)	

Table 7.3 p.234 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors

Interrupt Setup

- 1. Enable global interrupts.
- 2. Set the priority level (optional).
- 3. Enable interrupt generation in the peripheral that triggers the interrupt.
- 4. Enable the interrupt in the NVIC.

The name of the ISR needs to match the name used in the vector table so that the linker can place the starting address of the ISR into the vector table correctly.

Handling an interrupt




FIGURE 7.14

A simple case of interrupt pending and activation behavior

Relevant Files in Common Microcontroller Software Interface Standard (CMSIS)

core_cm4.h - Definitions which are global to the Cortex-M4

- e.g., NVIC_Type which specifies the NVIC registers
- Sidenote: Documentation for this is in the Cortex-M4 user manual, not in the reference manual or datasheet.

cmsis_gcc.h - Compiler specific definitions


- e.g., the specific directive syntax necessary to force functions to be inline. void __enable_irq(void) and void __disable_irq(void) are defined in cmsis_gcc.h
- These are compiler specific and use the cpsie i (enable) and cpsid i disable special assembly instructions.

stm321432xx.h - Device specific configurations.

• e.g., the number of NVIC priority bits

NVIC Memory Location

0xFFFF FFFF 512-Mbyte
block 7
Cortex-M4's
internal
peripherals



Core Registers for NVIC

6.3 NVIC programmers model

Table 6-1 shows the NVIC registers.

Table 6-1 NVIC registers

Address	Name	Type	Reset	Description
0xE000E004	ICTR	RO	-	Interrupt Controller Type Register, ICTR
0xE000E100 - 0xE000E11C	NVIC_ISER0 - NVIC_ISER7	RW	0x00000000	Interrupt Set-Enable Registers
0xE000E180 - 0E000xE19C	NVIC_ICER0 - NVIC_ICER7	RW	0x00000000	Interrupt Clear-Enable Registers
0xE000E200 - 0xE000E21C	NVIC_ISPR0 - NVIC_ISPR7	RW	0x00000000	Interrupt Set-Pending Registers
0xE000E280 - 0xE000E29C	NVIC_ICPR0 - NVIC_ICPR7	RW	0x00000000	Interrupt Clear-Pending Registers
0xE000E300 - 0xE000E31C	NVIC_IABR0 - NVIC_IABR7	RO	0×00000000	Interrupt Active Bit Register
0xE000E400 - 0xE000E41F	NVIC_IPR0 - NVIC_IPR59	RW	0x00000000	Interrupt Priority Register

The following sections describe the NVIC registers whose implementation is specific to this processor. Other registers are described in the *ARMv7M Architecture Reference Manual*.

core-cm4.h

```
403
      /**
404
        \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
405
       */
406
      typedef struct
407
                                                /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */</pre>
408
         __IOM uint32_t ISER[8U];
409
               uint32 t RESERVED0[24U];
410
         __IOM uint32_t ICER[8U];
                                                /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */</pre>
411
               uint32_t RESERVED1[24U];
412
         __IOM uint32_t ISPR[8U];
                                                /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */</pre>
413
               uint32_t RESERVED2[24U];
414
         __IOM uint32_t ICPR[8U];
                                                /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */</pre>
415
               uint32_t RESERVED3[24U];
416
         __IOM uint32_t IABR[8U];
                                                 /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */</pre>
417
               uint32_t RESERVED4[56U];
         IOM uint8 t IP[240U];
418
                                                /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */
419
               uint32_t RESERVED5[644U];
         __OM uint32 t STIR;
                                                /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */
420
421
       } NVIC_Type;
```

cmsis_gcc.h

```
118
      /** \ingroup CMSIS_Core_FunctionInterface
119
         \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
120
       @{
121
122
      */
123
124
      /**
125
       \brief
               Enable IRQ Interrupts
126
       \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
127
               Can only be executed in Privileged modes.
128
      */
      __STATIC_FORCEINLINE void __enable_irq(void)
129
130
131
       __ASM volatile ("cpsie i" : : : "memory");
132
133
134
      /**
135
136
       \brief
               Disable IRQ Interrupts
137
       \details Disables IRQ interrupts by setting the I-bit in the CPSR.
138
               Can only be executed in Privileged modes.
139
      */
140
      __STATIC_FORCEINLINE void __disable_irq(void)
141
       __ASM volatile ("cpsid i" : : : "memory");
142
143
```

stm321432xx.h

```
1 /**
   * @brief STM32L4XX Interrupt Number Definition, according to the selected device
           in Oref Library configuration section
   */
  typedef enum
   /***** Cortex-M4 Processor Exceptions Numbers **********************************
    NonMaskableInt IRQn
                            = -14, /*! < 2 Cortex-M4 Non Maskable Interrupt
                   = -13, /*! < 3 Cortex-M4 Hard Fault Interrupt
   HardFault IRQn
    MemoryManagement_IRQn = -12, /*! < 4 Cortex-M4 Memory Management Interrupt
11
    BusFault IRQn
                            = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt
    UsageFault_IRQn
                            = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt
12
    SVCall IRQn
                            = -5, /*!< 11 Cortex-M4 SV Call Interrupt
13
14
    DebugMonitor IRQn
                            = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt
15
    PendSV IRQn
                            = -2, /*!< 14 Cortex-M4 Pend SV Interrupt
                            = -1, /*!< 15 Cortex-M4 System Tick Interrupt
16
    SysTick IRQn
  18
    WWDG IRQn
                            = 0, /*!< Window WatchDog Interrupt
                            = 1, /*!< PVD/PVM3/PVM4 through EXTI Line detection Interrupts
   PVD PVM IRQn
19
                            = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line
   TAMP STAMP IRQn
    RTC_WKUP_IRQn
                            = 3, /*!< RTC Wakeup interrupt through the EXTI line
22
23 ...
24 } IRQn Type;
```

Interrupt Activity

Activity: GPIO Pin Interrupts

- Download the code from the course Github.
- Build and upload button_polling.c

button_polling.c

```
// button polling.c
 // Josh Brake
 // jbrake@hmc.edu
 // 10/31/22
   This program polls the user button on the Nucleo-L432KC board and has a
   delay within the main loop to simulate the problems with polling for
   catching events.
 #include "main.h"
// Enable LED as output
     gpioEnable(GPIO PORT B);
     pinMode(LED PIN, GPIO OUTPUT);
     // Enable button as input
     gpioEnable(GPIO_PORT A);
     pinMode(BUTTON PIN, GPÍÓ INPUT);
     GPIOA->PUPDR |= VAL2FLD(GPIO_PUPDR_PUPD2, 0b01); // Set PA2 as pull-up
     // Initialize timer
     RCC->APB1ENR1 |= RCC APB1ENR1 TIM2EN;
     initTIM(DELAY TIM);
     int volatile cur button state = digitalRead(BUTTON PIN);
     int volatile led state = 0;
     int volatile prev button state = cur button state;
     while(1){
         prev button state = cur button state;
         cur_button_state = digitalRead(BUTTON_PIN);
if ((prev_button_state == 1) && (cur_button_state == 0)) {
             led state = !led state;
             digitalWrite(LED PIN, led state);
         delay_millis(DELAY_TIM, 200);
```

External Interrupt/Event Controller (EXTI)





Figure 28. Configurable interrupt/event block diagram



Results

- 1. Configure EXTI controller
- 2. Define IRQ handler name
- 3. Capture trace on oscilloscope demonstrating latency between button press and LED response for three cases:
 - Polling with 200 ms delay
 - Polling with no delay (comment out delay)
 - Interrupt driven


Results: Interrupt vs. Polling with 200 ms Delay





Results: Interrupt vs. Polling with No Delay





Button Interrupt

Button Interrupt

- What GPIO pin do you want to use?
- Steps to configure:
 - 1. EXTI mux in SYSCFG peripheral
 - 2. Interrupt generation settings in EXTI peripheral
 - 3. Globally enable interrupts
 - 4. Set Interrupt Mask Register
 - 5. Select rising/falling edge trigger
 - 6. Turn on the interrupt in the NVIC_ISER (NB: The bits in the NVIC registers correspond to the interrupt position in the vector table).

12.3 Interrupt and exception vectors

The grey rows in *Table 46* describe the vectors without specific position. Refer to device datasheet for availability of each peripheral.

Table 46. STM32L41xxx/42xxx/43xxx/44xxx/45xxx/46xxx vector table

Position	Priority	Type of priority	Acronym	Description	Address
-	-	-	-	Reserved	0x0000 0000
-	-3	fixed	Reset	Reset	0x0000 0004
-	-2	fixed	NMI	Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.	0x0000 0008
-	-1	fixed	HardFault	All classes of fault	0x0000 000C
-	0	settable	MemManage	Memory management	0x0000 0010
-	1	settable	BusFault	Pre-fetch fault, memory access fault	0x0000 0014
-	2	settable	UsageFault	Undefined instruction or illegal state	0x0000 0018
-	-	-	-	Reserved	0x0000 001C - 0x0000 0028
-	3	settable	SVCall	System service call via SWI instruction	0x0000 002C
-	4	settable	Debug	Monitor	0x0000 0030
-	-	-	-	Reserved	0x0000 0034
-	5	settable	PendSV	Pendable request for system service	0x0000 0038
-	6	settable	SysTick	System tick timer	0x0000 003C
0	7	settable	WWDG	Window Watchdog interrupt	0x0000 0040
1	8	settable	PVD_PVM	PVD/PVM1/PVM2 ⁽¹⁾ /PVM3/PVM4 through EXTI lines 16/35/36/37/38 interrupts	0x0000 0044
2	9	settable	RTC_TAMP_STAMP /CSS_LSE	RTC Tamper or TimeStamp /CSS on LSE through EXTI line 19 interrupts	0x0000 0048
3	10	settable	RTC_WKUP	RTC Wakeup timer through EXTI line 20 interrupt	0x0000 004C
4	11	settable	FLASH	Flash global interrupt	0x0000 0050
5	12	settable	RCC	RCC global interrupt	0x0000 005C
6	13	settable	EXTI0	EXTI Line0 interrupt	0x0000 005C
7	14	settable	EXTI1	EXTI Line1 interrupt	0x0000 005C
8	15	settable	EXTI2	EXTI Line2 interrupt	0x0000 0060
9	16	settable	EXTI3	EXTI Line3 interrupt	0x0000 0064
10	17	settable	EXTI4	EXTI Line4 interrupt	0x0000 0068

Configuration Questions

Use the reference manual and datasheet for the MCU to answer the following questions.

What bit (register name, address, and bit index) needs to be enabled to turn on the clock domain for accessing the system configuration registers (SYSCFGEN)?

SYSCFGEN is bit 0 in RCC->APB2ENR memory address 0×60 from base address of RCC which is 0×40021000 .

What register within the SYSCFG register needs to be configured to enable interrupts from your desired GPIO pin?

SYSCFG_EXTICR<X>. Need to find the correct bits within the register to configure the mux to pass through the desired GPIO pin.

What is the assembly instruction used to globally enable interrupts? Can this instruction be replaced by a memory-mapped load/store operation?

```
__enable_irq() is defined as __ASM volatile ("cpsie i" : :
"memory"). These instructions are special instructions in the ISA and cannot be
replaced by memory-mapped read/writes.
```

What registers in EXTI need to be configured to trigger interrupts on the falling edge?

The interrupt mask register (IMR) and trigger selection registers (EXTI_RTSR and EXTI_FTSR).

What is the base address for the EXTI registers?

0x40010400

What register needs to be configured in the Nested Vector Interrupt Controller to enable the interrupt?

Interrupt Set-Enable Register (ISER1) at address 0xE000E104.

What is the name of the interrupt handler for IRQHandler? It is defined as <x>_IRQHandler where is the name of the acronym in the vector table. Hint: look in the Vector table.

```
<EXTI_Name>_IRQHandler
```

Inside the interrupt handler, what registers do we need to check to see if there is an interrupt pending? How do we reset it to clear the pending status?

We need to check the pending register EXTI_PR. To reset, we write the bit to 1 (a little strange, but true).

Timer Interrupt

Timer Interrupt Configuration

Configure TIM6 to generate interrupts. Configure the interrupt handler to toggle an LED.