# Lab 2 Specifications

#### **Lab-specific Specifications**

| <ul> <li>☐ HDL design includes only a single seven-segment decoder modul</li> <li>☐ Sum of the numbers on the two displays is correctly displayed fo</li> <li>☐ Seven segment displays are same brightness regardless of how m</li> </ul> | or all inputs            |
|---|--------------------------|
| Excellence  |                          |
| $\square$ No noticeable bleeding of the digits between displays   |                          |
| □ No flickering on the individual digits  |                          |
| $\square$ Current draw/sink on all FPGA pins are below the currents   | specified in the recom-  |
| mended operating conditions. Claims are backed up by calculation  | ons and reference to the |
| appropriate items on the datasheet.   |                          |
| $\square$ Digits on the seven-segment display are upright to the viewer.  |                          |

## **General Specifications**

## **Proficiency**

| General Schematic Specifications   |
|--|
| <ul> <li>□ All pin names labeled</li> <li>□ All pin numbers labeled</li> <li>□ Crossing wires clearly identified as junction or unconnected</li> <li>□ Neat layout (e.g., clear organization and spacing)</li> <li>□ All parts labeled with part number</li> <li>□ All component values present</li> </ul>   |
| Block Diagram  |
| $\Box$ Block diagram present with one block per System<br>Verilog module $\Box$ Each block includes all input and output signals   |
| HDL & Code Specifications  |
| General Formatting   |
| <ul> <li>□ Descriptive filename (e.g., lab2_jb.sv)</li> <li>□ Descriptive variable names</li> <li>□ Neat formatting (e.g., standard indentation, consistent formatting for variable names (kebab-case/snake_case/camelCase/PascalCase))</li> <li>□ Descriptive and clear function/module names</li> </ul>  |
| Comments   |
| $\hfill\Box$ Comments to indicate the purpose of each function/module  |
| Lab Writeup/Summary  |
| <ul> <li>□ Brief (e.g., 3-5 sentence) description of the main goals of the assignment and what was done.</li> <li>□ Explanation of design approach. How did you go about designing and implementing the design?</li> <li>□ Explanation of testing approach. How did you verify your design was behaving as expected?</li> <li>□ Statement of whether the design meets all the requirements. If not, list the shortcomings</li> <li>□ Number of hours spent working on the lab are included.</li> <li>□ Writeup contains minimal spelling or grammar issues and any errors do not significantly detract from clarity of the writeup.</li> <li>□ (Optional) List comments or suggestions on what was particularly good about the as</li> </ul> |
| □ (Optional) List comments or suggestions on what was particularly good about the as signment or what you think needs to change in future versions.  |

## Excellence

| <ul> <li>Standard symbols used for all components where applicable</li> <li>Signals "flow" from left to right where possible (e.g., inputs on left hand side, outputs on right hand side)</li> <li>Title block with author name, title, and date</li> </ul> |
|---|
| HDL & Code Specifications   |
| General Formatting  |
| <ul> <li>□ Name, email, and date at the top of every file</li> <li>□ Comment at the top of each source code file to describe what is in it</li> <li>□ Clear and organized hierarchy (e.g., delineation between top level modules and submodules)</li> </ul> |
| Testbenches   |
| $\Box$ Test<br>benches written for each individual module to demonstrate proper operation<br>$\Box$ Test<br>bench output included in the report   |
| Lab Writeup/Summary   |
| $\Box$ Writeup is free of spelling and grammar issues   |
|   |

#### Comments

Add specific notes here about the assignment.