

#### CMT8048W5 High Reliability Isolated Half- Duplex RS-485 Transceivers

#### 1 Features

- Safety-related certifications
  - DIN VDE V 0884-11: 2017-01
  - UL recognition: up to 5000Vrms for 1 minute per
    UI 1577
  - CSA component notice 5A
  - CQC approval per GB4943.1-2011
- Up to 5000Vrms Insulation voltage
- Bus side power supply voltage: 3.0V to 5.5V
- VDD1 supply voltage: 2.5 to 5.5 V
- High CMTI: ±200Kv/us
- High system level EMC performance:
- Bus Pins meet IEC61000-4-2±12 kV ESD
  - Other Pins meet ±7 kV contact ESD
  - Operation temperature: -40°C to 125°C
- Fail-safe protection receiver
- Slew rate limitation
- Robust isolation barrier life:
  - More than 40-year projected lifetime
- Up to 256 transceivers on the bus
- RoHS-compliant packages: SOIC 16 (wide body)

### 2 Applications

- Industrial automatic control
- Isolated RS-485 communication
- Smart electric meter and water meter
- Security and protection monitoring

### 3 Description

CMT8048W5 is a high reliability isolated half duplex RS-485 transceiver based on CMOSTEK digital isolation technology. It is safety certified by UL1577 support 5kVrms insulation withstand voltages, while providing high electromagnetic immunity and low emissions at low power consumption.

The Bus pins of CMT8048W5 is protected from  $\pm$  12kV system level ESD to GND2 on Bus side. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The devices have a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus.


The data rate of CMT8048W5 is 12Mbps. The device is slew limited to reduce EMI and reflections with improperly terminated transmission line.

The CMT8048W5 is available in wide-body (WB) 16-pin SOIC packages.

#### **Device Information**

| Part No.                                      | Package       | Body Size<br>(mm x mm) |  |  |  |  |  |
|-----------------------------------------------|---------------|------------------------|--|--|--|--|--|
| CMT8048W5                                     | WB(W) SOIC-16 | 10.4 x 7.5             |  |  |  |  |  |
| Refer to section 12 for ordering information. |               |                        |  |  |  |  |  |

#### **Functional Block Diagram**



#### **Table of Contents**

| 1  | Feat       | ures                                  | 1  |
|----|------------|---------------------------------------|----|
| 2  | Appl       | ications                              | 1  |
| 3  | Desc       | ription                               | 1  |
| 4  | Absc       | olute Maximum Ratings                 | 3  |
|    |            | Description                           |    |
|    |            | cal Application                       |    |
| •  |            | Typical Application Schematic         |    |
|    | 6.1<br>6.2 | PCB Layout Guidelines                 |    |
|    | 6.3        | ESD Protection                        |    |
|    | 6.4        | 256 Transceivers on the Bus           |    |
| _  | -          | meter Measurement Circuit Setup       |    |
|    |            |                                       |    |
| 8  | Spec       | ifications                            | 10 |
|    | 8.1        | DC Electrical Characteristics         | 10 |
|    | 8.2        | Switching Electrical Characteristics  | 11 |
|    | 8.3        | Insulation Specifications             | 12 |
|    | 8.4        | Typical Performance                   | 13 |
| 9  | Safet      | ty-related Certifications             | 14 |
| 10 | Func       | etion Description                     | 15 |
|    | 10.1       | Function Overview                     |    |
|    | 10.2       | Data Rate                             |    |
|    | 10.3       | True Fail-safe Receiver Inputs        |    |
|    | 10.4       | Truth Tables                          |    |
|    | 10.5       | Thermal Shutdown                      | 16 |
| 11 | Pack       | aging Information                     | 16 |
|    | 11.1       | CMT8048W5 Wide Body SOIC-16 Packaging |    |
|    |            |                                       |    |
|    |            | ring Information                      |    |
| 13 | Tape       | and Reel Information                  | 19 |
| 14 | Revi       | se History                            | 21 |
| 15 | Cont       | acts                                  | 22 |

# 4 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings[1]

| Parameters                                                             | Symbol                              | Condition | Min. | Max.    | Unit       |
|------------------------------------------------------------------------|-------------------------------------|-----------|------|---------|------------|
| Power supply voltage <sup>[2]</sup>                                    | VDD <sub>1</sub> , VDD <sub>2</sub> |           | -0.5 | 6       | V          |
| Maximum input voltage                                                  | /RE, DE, TxD                        |           | -0.4 | VDD+0.4 | V          |
| Common-mode transients                                                 | CMTI                                |           | 200  |         | kV/us      |
| Driver Output/Receiver Input Voltage                                   | VA, VB, VY, VZ                      |           | -7   | 12      | V          |
| Voltage input, transient pulses, A,B,Y and Z (through 100 Ω resistors) | V <sub>IT</sub>                     |           | -50  | 50      | V          |
| Receiver output current                                                | Ю                                   |           | -15  | 15      | mA         |
| Maximum surge isolation voltage                                        | VIOSM                               |           |      | 8       | kV         |
| Operating temperature                                                  | Topr                                |           | -40  | 125     | $^{\circ}$ |
| Storage temperature                                                    | T <sub>STG</sub>                    |           | -40  | 150     | $^{\circ}$ |
|                                                                        | HBM (Bus pins and GND)              |           |      | ±8000   | V          |
| Electrostatic discharge                                                | HBM (All pins)                      |           |      | ±6000   | V          |
|                                                                        | CDM                                 |           |      | ±2000   | V          |

## 5 Pin Description

The pin list is shown as below.




Figure 1. CMT8048W5 Pin List

| Symbol | Pin No.<br>CMT8048W5 | Description                                                                      |
|--------|----------------------|----------------------------------------------------------------------------------|
| VDD1   | 1                    | Power Supply for Isolator Side 1                                                 |
| GND1   | 2                    | Ground reference for Isolator Side 1                                             |
| R      | 3                    | Receive output                                                                   |
| /RE    | 4                    | Receive enable input. It is low level input.                                     |
| DE     | 5                    | Driver enabled input. It is high level input                                     |
| D      | 6                    | Driver transmitting data input.                                                  |
| GND1   | 8                    | Ground reference for Isolator Side 1                                             |
| GND2   | 9,10,15              | Ground reference for Isolator Side 2                                             |
| NC     | 7,11,14              | No Connection.                                                                   |
|        |                      | Non-inverting Driver Output/Receiver Input. When the driver is disabled, or when |
| Α      | 12                   | VDD1 or VDD2 is powered down, Pin A is put into a high impedance state to avoid  |
|        |                      | overloading the bus.                                                             |

| В    | 13 | Inverting Driver Output/Receiver Input. When the driver is disabled, or when VDD1 or VDD2 is powered down, Pin B is put into a high impedance state to avoid overloading the bus. |
|------|----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| VDD2 | 16 | Power Supply for Isolator Side 2                                                                                                                                                  |

# **6 Typical Application**

### 6.1 Typical Application Schematic





Figure 2. Typical Application Circuit



Note: Rt is a special matching impedance with typical value of 120  $\Omega$ .

Figure 3. Typical Isolated Half-duplex RS-485 Application

#### 6.2 PCB Layout Guidelines

The CMT8048W5 requires a 0.1  $\mu$ F bypass capacitor between VDD1 and GND1, 10 $\mu$ F bypass capacitor between VDD2 and GND2. The capacitor should be placed as close as possible to the package. To eliminate line reflections, each cable end is terminated with a resistor, whose value matches the characteristic impedance of the cable. It's good practice to have the bus connectors and termination resistor as close as possible to the A and B pins.

#### 6.3 ESD Protection

ESD protection structures are enhanced on all pins to protect against electrostatic discharge encountered during handing and assembly. The Bus pins have extra protection against static electricity to both the logic side (VDD1 side) and bus side (VDD2 side).

ESD protection can be tested in various ways. Below is the ESD spec of the devices. Bus pins:

- ± 8 kV HBM.
- ±12 kV using the Contact Discharge method specified in IEC 61000-4-2

Other pins except bus pins:

- ±6 kV HBM.
- ±7 kV using the Contact Discharge method specified in IEC 61000-4-2

#### 6.4 256 Transceivers on the Bus

The devices have a 1/8 unit-load receiver input impedance ( $96k\Omega$ ) that allows up to 256 transceivers on the bus. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32 unit-loads to the line.

# 7 Parameter Measurement Circuit Setup




Figure 4. Driver DC Test Load





Figure 5. Driver Timing Test Circuit and Waveform






Figure 6. Driver Enable Disable Timing Test Circuit and Waveform





Figure 7. Receiver Propagation Delay Test Circuit and Waveform






Figure 8. Receiver Enable Disable Timing Test Circuit and Waveform




Figure 9. Common-Mode Transient Immunity Test Circuit

## 8 Specifications

### 8.1 DC Electrical Characteristics

VDD1 =2.5V~5.5V, VDD2= 3.0V~5.5V,  $T_{A}$ = -40 to 125 °C. Unless otherwise noted, typical values are at VDD1=5V, VDD2=5V,  $T_{A}$ =25 °C.

**Table 3. Electrical Characteristics** 

| Parameters                              | Symbol              | Condition                            | Min.                   | Тур. | Max. | Unit         |
|-----------------------------------------|---------------------|--------------------------------------|------------------------|------|------|--------------|
|                                         | V <sub>DD1</sub>    |                                      | 2.5                    |      | 5.5  | V            |
| Supply Voltage                          | V <sub>DD2</sub>    |                                      | 3.0                    |      | 5.5  | V            |
|                                         |                     | $VDD_1 = 5 V$ , $DE = high$ ,        |                        |      |      |              |
|                                         |                     | /RE = D = low, no load               |                        | 2.85 | 5.2  |              |
| Logic side supply current               | I <sub>DD1</sub>    | $VDD_1 = 3 V$ , $DE = high$ ,        |                        |      |      | - mA         |
|                                         |                     | /RE = D = low, no load               |                        | 2.81 | 5    |              |
|                                         |                     | $VDD_1 = 5 V, DE = high,$            |                        | 0.1  | _    |              |
| Due side surely sures                   | ١.                  | /RE = D = low, no load               |                        | 2.1  | 5    |              |
| Bus side supply current                 | I <sub>DD2</sub>    | $VDD_1 = 5 V$ , $DE = high$ ,        |                        | 2.12 | 4.5  | mA           |
|                                         |                     | /RE = D = low, no load               |                        | 2.12 | 4.5  |              |
| Thermal-shutdown Threshold              | T <sub>TS</sub>     |                                      |                        | 145  |      | $^{\circ}$ C |
| Thermal-shutdown Hysteresis             | T <sub>TSH</sub>    |                                      |                        | 15   |      | $^{\circ}$ C |
| Common Mode Transient Immunity          | CMTI                |                                      |                        | ±200 |      | kV/us        |
| Logic Side                              |                     |                                      |                        |      |      |              |
| High level input voltage                | V <sub>IH</sub>     | DE, D                                |                        | 1.65 |      | - V          |
|                                         | VIH                 | /RE                                  |                        | 0.8  |      |              |
| Low level input voltage                 | V <sub>IL</sub>     | DE, D, /RE                           |                        | 1.65 |      | V            |
| 2011 to to timpat to mage               |                     | /RE                                  |                        | 0.8  |      | ļ .          |
| Input threshold                         | V <sub>IT</sub>     | Input Threshold at rising edge       |                        | 1.65 |      | V            |
|                                         | V <sub>IT_HYS</sub> | Input Threshold Hysteresis           |                        | 0.2  |      |              |
| Input Pull up Current                   | I <sub>PU</sub>     | DI/RE                                |                        |      | 10   | uA           |
| Input Pull down Current                 | I <sub>PD</sub>     | DE                                   | -10                    |      |      | uA           |
| Output Voltage High                     | V <sub>OH</sub>     | $I_{OH} = -4mA$                      | V <sub>DD1</sub> - 0.3 |      |      | V            |
| Output Voltage Low                      | V <sub>OL</sub>     | $I_{OL} = 4mA$                       |                        |      | 0.3  | V            |
| Output Short-Circuit Current            | I <sub>OSR</sub>    | $0 \le V_R \le VDD_1$                |                        |      | 109  | mA           |
| Three-State Output Current              | l <sub>OZ</sub>     | $0 \le V_R \le VDD_1$ , /RE = high   | -15                    |      |      | uA           |
| Input Capacitance                       | C <sub>IN</sub>     | DE, D, /RE                           |                        | 2    |      | pF           |
| Driver                                  |                     |                                      |                        |      |      |              |
|                                         |                     | VDD=5V, TXD=0, $R_{load} = 60\Omega$ | 2.4                    |      | VDD2 | V            |
| Differential output voltage             | V <sub>OD</sub>     | R <sub>L</sub> =100Ω (RS-422)        | 3                      |      | VDD2 |              |
|                                         |                     | R <sub>L</sub> =54Ω (RS- 485)        | 2.2                    |      | VDD2 |              |
| Change in magnitude of the differential | Δ V <sub>OD</sub>   | $R_L=100\Omega$ or $R_L=54\Omega$    |                        |      | 0.2  |              |
| output voltage                          | -1,001              |                                      |                        |      | ]    |              |

| Common-Mode Output Voltage                    | V <sub>oc</sub>                 | $R_L$ =100 $\Omega$ or $R_L$ =54 $\Omega$ |      | VDD <sub>2</sub> /2 | 2.8 |      |  |
|-----------------------------------------------|---------------------------------|-------------------------------------------|------|---------------------|-----|------|--|
| Change in Magnitude of Common-Mode<br>Voltage | Δ V <sub>oc</sub>               | $R_L$ =100 $\Omega$ or $R_L$ =54 $\Omega$ |      |                     | 0.2 | ٧    |  |
| Driver Short Circuit Output Current           |                                 | 0 ≤ V <sub>OUT</sub> ≤ +12 V              |      |                     | 100 | - mA |  |
| Driver Short-Circuit Output Current           | I <sub>OSD</sub>                | $-7V \le V_{OUT} \le VDD_2$               | -100 |                     |     |      |  |
| Receiver                                      | Receiver                        |                                           |      |                     |     |      |  |
|                                               | I <sub>A</sub> , I <sub>B</sub> | DE=GND, VDD <sub>2</sub> =GND or          |      |                     | 80  |      |  |
| Input Current (A and B)                       |                                 | VDD <sub>2</sub> , V <sub>IN</sub> =12V   |      |                     |     | uA   |  |
| Input Current (A and B)                       |                                 | DE=GND, VDD <sub>2</sub> =GND or          | -60  |                     |     | UA   |  |
|                                               |                                 | VDD <sub>2</sub> , V <sub>IN</sub> =-7V   | -00  |                     |     |      |  |
| Receiver Differential Threshold Voltage       | $V_{TH}$                        | -7V ≤ V <sub>CM</sub> ≤ 12V               | -200 | -125                | -50 | mV   |  |
| Receiver Input Hysteresis                     | $\Delta V_{TH}$                 | V <sub>A</sub> +V <sub>B</sub> =0         |      | 40                  |     | mV   |  |
| Receiver Input Resistance                     | R <sub>IN</sub>                 | -7V ≤ V <sub>CM</sub> ≤ 12V, DE=low       | 96kΩ |                     |     |      |  |

### 8.2 Switching Electrical Characteristics

VDD1 = 2.5V ~ 5V, VDD2 = 2.5V~5.5V, TA= -40 to  $85^{\circ}$ C. Unless otherwise noted, Typical values are at VDD1= 5V, VDD2 = 5V, TA =  $25^{\circ}$ C.

**Table 4. Switching Electrical Characteristics** 

| Parameters                                      | Symbol           | Condition            | Min. | Тур. | Max. | Unit |
|-------------------------------------------------|------------------|----------------------|------|------|------|------|
| Driver                                          |                  |                      |      |      |      |      |
| Maximum Data Rate                               | f <sub>MAX</sub> |                      |      |      | 12   | Mbps |
| Driver Prenegation Delay                        | t PLH            |                      |      | 11.5 | 50   | ns   |
| Driver Propagation Delay                        | t PHL            | )                    |      | 13.2 | 50   | ns   |
| Driver Pulse Width Distortion,<br> t PHL- t PLH | PWD              |                      |      | 1    | 10   | ns   |
| Driver Output Falling Time or                   | t <sub>F</sub>   |                      |      | 1.7  | 16   |      |
| Rising time                                     | t <sub>R</sub>   |                      |      | 1.8  | 16   | ns   |
| Driver Enable to Output High                    | t <sub>zH</sub>  |                      |      | 30   | 60   | ns   |
| Driver Enable to Output Low                     | t <sub>ZL</sub>  |                      |      | 30   | 60   | ns   |
| Driver Output High to Disable                   | t <sub>HZ</sub>  |                      |      | 18   | 60   | ns   |
| Driver Output Low to Disable                    | t <sub>LZ</sub>  |                      |      | 12   | 60   | ns   |
| Receiver                                        |                  |                      |      |      |      |      |
| Maximum Data Rate                               | f <sub>MAX</sub> |                      |      |      | 12   | Mbps |
| Receiver Propagation Delay                      | t <sub>PLH</sub> | C <sub>L</sub> =15pF |      | 90   | 200  | ns   |

|                                 | t <sub>PHL</sub> | C <sub>L</sub> =15pF             | 75  | 200 |    |
|---------------------------------|------------------|----------------------------------|-----|-----|----|
| Receiver Pulse Width Distortion | PWD              | C <sub>L</sub> =15pF             | 3   | 20  | ns |
| Receiver Output Falling Time or | t <sub>F</sub>   | C <sub>L</sub> =15pF             | 4.5 | 6   |    |
| Rising time                     | t <sub>R</sub>   | C <sub>L</sub> =15pF             | 4.5 | 6   | ns |
| Receiver Enable to Output High  | t <sub>zH</sub>  | $R_L=1k\Omega$ , $C_L=15pF$      | 30  | 80  | ns |
| Receiver Enable to Output Low   | t <sub>ZL</sub>  | $R_L$ =1k $\Omega$ , $C_L$ =15pF | 30  | 80  | ns |
| Receiver Disable to Output High | t <sub>HZ</sub>  | $R_L$ =1k $\Omega$ , $C_L$ =15pF | 18  | 60  | ns |
| Receiver Disable to Output Low  | t <sub>LZ</sub>  | $R_L=1k\Omega$ , $C_L=15pF$      | 12  | 60  | ns |


### 8.3 Insulation Specifications


**Table 5. Insulation Specifications** 


|                                                   |                   | able of modiation opcomoditions                                                     |         |                  |
|---------------------------------------------------|-------------------|-------------------------------------------------------------------------------------|---------|------------------|
| Parameters                                        | Sym.              | Condition                                                                           | Value   | Unit             |
| External clearance <sup>[1]</sup>                 | CLR               | The shortest terminal-to-terminal distance through air                              | 8.0     | mm               |
| External creepage <sup>[1]</sup>                  | CRP               | The shortest terminal-to-terminal distance across the package surface               | 8.0     | mm               |
| Distance through insulation                       | DTI               | Minimum internal gap                                                                | 26      | um               |
| Comparative tracking index                        | CTI               | DIN EN 60112 (VDE 0303-11); IEC 60112                                               | > 400   | V                |
| Material group                                    | -                 |                                                                                     | 11      | -                |
| DIN VDE V 0884-11:2017-01 <sup>[2]</sup>          |                   |                                                                                     |         |                  |
|                                                   |                   | For Rated Mains Voltage ≤ 150Vrms                                                   | I to IV |                  |
| Voltage Classification as standard of IEC 60664-1 |                   | For Rated Mains Voltage ≤ 300Vrms                                                   | I to IV |                  |
|                                                   |                   | For Rated Mains Voltage ≤ 300Vrms                                                   | I to IV |                  |
| Pollution Degree per DIN VDE 0110                 |                   |                                                                                     | 2       |                  |
| Maximum repetitive isolation voltage              | $V_{IORM}$        |                                                                                     | 1414    | $V_{pk}$         |
| Maximum working insulation                        | V <sub>IOWM</sub> | AC voltage (sine wave); Dielectric layer breakdown (TDDB) test                      | 1000    | V <sub>RMS</sub> |
| voltage                                           | VIOWM             | DC voltage                                                                          | 1414    | $V_{pk}$         |
| Maximum transient isolation voltage               | V <sub>IOTM</sub> | VTEST = VIOTM, t = 60 s (certified);<br>t = 1 s (100% production)                   | 7000    | $V_{pk}$         |
| Maximum surge isolation withstand voltage [3]     | $V_{IOSM}$        | According to the IEC60065 test, 1.2/50 us waveform, VTEST = 1.6 x VIOSM (certified) | 7000    | $V_{pk}$         |


|                                                         |                        | Method a: after the security test subgroup, Vini = VIOTM, tini = 60 s; Vpd(m) = 1.2 x VIORM, tm = 10 s                                                                       | <5   |            |
|---------------------------------------------------------|------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------------|
| Apparent electric charge [4]                            | ge [4] q <sub>pd</sub> | Method a: after the environmental test subgroup1,  Vini = VIOTM, tini = 60 s;  Vpd(m) = 1.6 × VIORM, tm = 10 s                                                               | <5   | pC         |
|                                                         |                        | Method b1: General test (100% production) and preconditioning (test style)  Vini = VIOTM, tini = 1 s;  Vpd(m) = 1.875 x VIORM, tm = 1 s                                      | <5   |            |
| Insulation capacitance, from input to output [5]        | C <sub>IO</sub>        | f = 1 MHz                                                                                                                                                                    | 0.8  | pF         |
| Isolation resistor, from input to output <sup>[5]</sup> | R <sub>IO</sub>        | V <sub>IO</sub> = 500 V                                                                                                                                                      | >109 | Ω          |
| Input capacitance                                       | Cı                     |                                                                                                                                                                              | 2    | pF         |
| Total power consumption at 25 ° C                       | Ps                     |                                                                                                                                                                              | 1499 | mW         |
| Secure input, output, or supply current                 | Is                     | $\theta_{JA} = 140 ^{\circ}\text{C/W},  \text{V}_{\text{I}} = 5.5 ^{\circ}\text{V},  \text{T}_{\text{J}} = 150 ^{\circ}\text{C},  \text{T}_{\text{A}} = 25 ^{\circ}\text{C}$ |      | mA         |
| Isolation resistance, from input to output [5]          | R <sub>IO</sub>        | $\theta_{JA}$ = 84 °C/W, V <sub>1</sub> = 5.5 V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C                                                                             | 237  | Ω          |
| Temperature                                             | Ts                     |                                                                                                                                                                              | 150  | $^{\circ}$ |


### 8.4 Typical Performance














### 9 Safety-related Certifications

**Table 6. Safety-related Certifications** 

| VDE                          |                                          | CQC                                                  |                             |
|------------------------------|------------------------------------------|------------------------------------------------------|-----------------------------|
| DIN VDE V0884-11:2017-<br>01 | UL 1577 Component<br>Recognition Program | Approved under CSA Component<br>Acceptance Notice 5A | GB 4943.1-2011              |
| Certificate number: pending  | Certificate number: UL-US-<br>2439077-1  | Certificate number: UL-CA-2429797-0                  | Certificate number: pending |

### **Function Description**

#### 9.1 Function Overview

CMT8048W5 is a high reliability isolated half duplex RS-485 transceiver. Data isolation is achieved using Cmostek integrated capacitive isolation that allows data transmission between the logic side and the Bus side. CMT8048W5 is safety certified by UL1577 support 5kVRMS insulation withstand voltages.

#### 9.2 Data Rate

The data rate of CMT8048W5 is 12Mbps. The device is slew limited to reduce EMI and reflections with improperly terminated transmission line.

### 9.3 True Fail-safe Receiver Inputs

The devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The receiver threshold is fixed between -50mV and -200mV, which meets EIA/TIA-485 standard. If the differential input voltage (VA-VB) is greater than or equal to -50mV, receiver output R is logic high. In the case of a terminated bus with all transmitters disabled, the differential input voltage is pulled to zero by the termination resistors. Due to the receiver threshold, the receiver output R is logic high.

#### 9.4 Truth Tables

**Output (OUTx)** V<sub>DD1</sub> V<sub>DD2</sub> Input (D) **Enable Input (DE)** В PU PU Н PU PU L Н L Н ΡU PU Χ L Ζ Ζ PU PU **OPEN** Ζ Z Χ PU PU **OPEN** Н Н L PU PD Χ Χ Ζ Ζ PU PD Ζ Ζ Χ Χ PD Χ Χ Ζ Ζ

Table 7. Driver Function Table<sup>[1]</sup>

**Table 8. Reciever Function Table** 

| V <sub>DD1</sub> | V <sub>DD2</sub> | Differential Input (V <sub>A</sub> -V <sub>B</sub> ) | Enable Input (/RE) | Output(R) |
|------------------|------------------|------------------------------------------------------|--------------------|-----------|
| PU               | PU               | ≥-50mV                                               | L/Open             | Н         |
| PU               | PU               | ≤-200mV                                              | L/Open             | L         |
| PU               | PU               | OPEN/SHORT                                           | L/Open             | Н         |
| PU               | PU               | X                                                    | Н                  | Z         |

| PU | PU | IDLE | L | Н |
|----|----|------|---|---|
| PD | PU | X    | X | Z |
| PU | PD | X    | Х | Н |
| PD | PD | X    | Х | Z |

<sup>1.</sup> PD= Powered down; PU= Powered up; H= Logic High; L= Logic Low; X= Irrelevant; Z= High Impedance.

#### 9.5 Thermal Shutdown

The device is protected from over temperature damage by integrated thermal shutdown circuitry. When the junction temperature (TJ) exceeds +165°C (typ), the driver outputs go high-impedance. The device resumes normal operation when TJ falls below +145°C (typ).

### 10 Packaging Information

The packaging information of the CMT8048W5 SOIC16 is shown in the figures below.

### 10.1 CMT8048W5 Wide Body SOIC-16 Packaging




Figure 9. Wide Body SOIC-16 Packaging

Table 9. Wide Body SOIC-16 Packaging Scale

| Country of | Scale (mm) |      |      |  |  |  |
|------------|------------|------|------|--|--|--|
| Symbol     | Min.       | Тур. | Max. |  |  |  |
| Α          | -          | -    | 2.65 |  |  |  |
| A1         | 0.10       | 0.20 | 0.30 |  |  |  |
| A2         | 2.25       | 2.30 | 2.35 |  |  |  |

| Complete | Scale (mm) |       |       |  |  |  |
|----------|------------|-------|-------|--|--|--|
| Symbol   | Min.       | Тур.  | Max.  |  |  |  |
| А3       | 1.00       | 1.05  | 1.10  |  |  |  |
| b        | 0.35       | 0.37  | 0.43  |  |  |  |
| С        | 0.15       | 0.20  | 0.30  |  |  |  |
| D        | 10.30      | 10.40 | 10.50 |  |  |  |
| E        | 10.10      | 10.30 | 10.50 |  |  |  |
| E1       | 7.40       | 7.50  | 7.60  |  |  |  |
| е        | 1.14       | 1.27  | 1.40  |  |  |  |
| L        | 0.65       | 0.70  | 0.85  |  |  |  |
| L1       |            | 1.40  |       |  |  |  |
| θ        | 0          | -     | 8°    |  |  |  |

# 11 Ordering Information


**Table 10. Part Number List** 


| Part Number | MOQ  | Isolatio<br>n Rating<br>(kV) |      | Number of nodes | Max Data<br>Rate<br>(Mbps) | Temperature<br>Range | Package    | MSL |
|-------------|------|------------------------------|------|-----------------|----------------------------|----------------------|------------|-----|
| CMT8048W5   | 1000 | 5                            | Half | 256             | 12                         | -40 to 125℃          | WB SOIC-16 | 3   |

Please visit <u>www.hoperf.com</u> for more product/product line information.

Please contact <a href="mailto:sales@hoperf.com">sales@hoperf.com</a> or your local sales representative for sales or pricing requirements.


## 12 Tape and Reel Information





| PRODUCT SPECIFICATION |                    |                    |            |             |                      |            |  |
|-----------------------|--------------------|--------------------|------------|-------------|----------------------|------------|--|
| TAPE<br>WIDTH         | ØA<br><b>±</b> 2.0 | øN<br><b>±</b> 2.0 | W1         | W2<br>(MAX) | W3                   | E<br>(MIN) |  |
| 08MM                  | 330                | 178                | 8.4 +1.5   | 14.4        |                      | 5.5        |  |
| 12MM                  | 330                | 178                | 12.4 = 2.0 | 18.4        | SHALL<br>ACCOMMODATE | 5.5        |  |
| 16MM                  | 330                | 178                | 16.4 = 2.0 | 22.4        | TAPE WIDTH           | 5.5        |  |
| 24MM                  | 330                | 178                | 24.4 = 20  | 30.4        | INTERFERENCE         | 5.5        |  |
| 32MM                  | 330                | 178                | 32.4 10.0  | 38.4        |                      | 5.5        |  |

|        | SURFACE RESISTIVITY                 |                      |            |  |  |  |  |
|--------|-------------------------------------|----------------------|------------|--|--|--|--|
| LEGEND | LEGEND SR RANGE TYPE COLOUR         |                      |            |  |  |  |  |
| Α      | BELOW 10 <sup>12</sup>              | ANTISTATIC           | ALL TYPES  |  |  |  |  |
| В      | 10 <sup>5</sup> TO 10 <sup>11</sup> | STATIC DISSIPATIVE   | BLACK ONLY |  |  |  |  |
| С      | 105 & BELOW 105                     | CONDUCTIVE (GENERIC) | BLACK ONLY |  |  |  |  |
| E      | 10° TO 10 <sup>11</sup>             | ANTISTATIC (COATED)  | ALL TYPES  |  |  |  |  |



- NOTES:
  1. 10 SPROCKET HILE PITCH CUMILATIVE TOLERANCE ±0.2
  2. POOCET POSITION RELATIVE TO SPROCKET HILE MEASURED
  AS TRIE POSITION OF POCKET, NOT POCKET HILE
  3. AD AND BO ARE CALCILATED ON A PLANE AT A DISTANCE "R"
  ABOVE THE BOTTOM OF THE POOCET.

Ao = 10.90 Bo = 10.80 Ko = 3.1

Figure 10. CMT8048W5 WB SOIC-16 Tape and Reel Information

# 13 Revise History

Table 11. Revise Records

| Version No. | Chapter | Description                        | Date       |
|-------------|---------|------------------------------------|------------|
| 0.1         | All     | Initial version                    | 2023/11/14 |
| 0.2         | 7       | Update Figure 6/7/8 in chapter 7   | 2023/12/12 |
| 0.3         | All     | Update circuit specification       | 2024/1/28  |
| 0.4         | All     | Update current of V <sub>DD1</sub> | 2024/3/21  |
| 0.5         | A.II    | Added part number of CMT8048W5     | 2024/6/18  |
|             | All     | Add MSL in order information       | 2024/12/3  |

### 14 Contacts

Shenzhen Hope Microelectronics Co., Ltd.

Address: 30th floor of 8th Building, C Zone, Vanke Cloud City, Xili Sub-district, Nanshan, Shenzhen, GD, P.R. China

**Tel:** +86-755-82973805 / 4001-189-180

**Fax:** +86-755-82973550

**Post Code:** 518052

Sales: sales@hoperf.com
Website: www.hoperf.com

Copyright. Shenzhen Hope Microelectronics Co., Ltd. All rights are reserved.

The information furnished by HOPERF is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of HOPERF and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of HOPERF. HOPERF products are not authorized for use as critical components in life support devices or systems without express written approval of HOPERF. The HOPERF logo is a registered trademark of Shenzhen Hope Microelectronics Co., Ltd. All other names are the property of their respective owners.