

CMT10XXX Isolated CAN Transceiver

1 Features

- Safety-related certifications
 - DIN VDE V 0884-11: 2017-01
 - UL 1577 component recognition program
 - CSA component notice 5A
 - CQC approval per GB4943.1-2022
 - Fully compatible with the ISO11898-2 standard
- Up to 5 kV_{RMS} insulation voltage
- Power supply voltage
 - VDD1 : 2.5V to 5.5V
 - VDD2 : 4.5V to 5.5V
- Data rate: 1Mbps (CMT1050)
5Mbps (CMT1042/CMT1052)
- Bus fault protection of -70V to +70V
- Common-Mode Voltage Range: ±30 V
- Transmit data (TXD) dominant time out function
- Over current and over temperature protection
- Ideal Passive, High Impedance Bus and Logic Terminals When Unpowered
- High CMTI: 150kV/us
- HBM ESD tolerance on bus pins: 6 kV
- Operation temperature: -40°C to 125°C
- Low loop delay: <220 ns
- High system level EMC performance: Enhanced system level ESD, EFT, Surge immunity
- (WB) SOIC16, DUB8 and SOW8L package

2 Applications

- Isolated CAN Bus
- AC and servo drives
- Solar inverters
- PLC and DCS communication modules
- Battery charging and management
- Elevators and escalators
- Industrial power supplies

3 Description

The CMT10XXX is an isolated CAN transceiver which fully compatible with the ISO11898-2 standard. The CMT10XXX integrated two channel digital isolators and a high reliability CAN transceiver. The digital isolator is silicon oxide isolation based on CMOSTEK capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The CMT10XXX device is safety certified by UL1577 support 5 kV_{rms} insulation withstand voltages, while providing high electromagnetic immunity and low emissions. The data rate of the CMT10XXX is up to 5Mbps. The CMT10XXX provides thermal protection and transmit data dominant time out function.

Device Information

器件型号	封装	封装尺寸(标称值) (mm)
CMT1050	SOW8L	5.85 * 7.50
CMT1050W	SOIC16-WB	10.30 * 7.50
CMT1052W		10.30 * 7.50
CMT1042W		10.30 * 7.50
CMT1050U	DUB8	6.35 * 9.20

Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Absolute Maximum Ratings	3
5 Recommended Operating Conditions	3
6 Thermal Information	4
7 Pin Description	5
8 Typical Application	7
8.1 Typical Application Schematic	7
8.2 PCB Layout Guidelines	8
9 Parameter Measurement Circuit Setup	8
10 Electrical Specifications	11
10.1 Electrical Characteristics	11
10.2 Switching Electrical Characteristics	13
10.3 Insulation Specifications	14
10.4 Safety-related Certifications	16
10.5 Safety Limiting Values	16
11 Function Description	17
11.1 Function Overview	17
11.2 Functional Modes	17
11.3 Standby mode	17
11.4 Bus Dominant Time-out Function	18
11.5 TXD Dominat Time-out Function	18
11.6 Current Protection	18
11.7 Over Temperature Protection	18
12 Packaging Information	19
12.1 CMT10XXX SOW8L Packaging	19
12.2 CMT10XXX Wide Body SOIC-16 Packaging	20
12.3 CMT10XXX DUB8 Packaging	21
13 Ordering Information	22
14 Tape and Reel Information	23
15 Revise History	26
16 Contacts	27

4 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

Parameters	Symbol	Condition	Min.	Max.	Unit
Power supply voltage ^[2]	VDD1, VDD2		-0.5	6.5	V
Maximum input voltage	V _{IN}		-0.4	VDD+0.4	V
Maximum BUS pin voltage	V _{CANH} , V _{CANL}		-70	+70	V
Output current	I _O		-15	15	mA
Operating Temperature	T _{opr}		-40	125	°C
Storage temperature	T _{STG}		-65	150	°C
Electrostatic discharge	HBM			±6000	V
	CDM			±2000	V

Notes:

- [1]. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- [2]. All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

5 Recommended Operating Conditions

Table 2. Recommended Operating Conditions

Parameters	Symbol	Min.	Typ.	Max.	Unit	Comments
Supply voltage, controller side	VDD ₁	2.5		5.5	V	
Supply voltage, bus side	VDD ₂	4.5	5	5.5	V	
Voltage at bus pins (separately or common mode)	V _I or V _{IC}	-30		30	V	
High level input voltage	V _{IH}	0.7*VDD1		5.5	V	TXD
Low level input voltage	V _{IL}	0		0.3*VDD1	V	TXD
High level output current	I _{OH}	-70			mA	Driver
		-6				Receiver
Low level output current	I _{OL}		70	70	mA	Driver
			6	6		Receiver
Operating temperature	T _A	-40		125	°C	
Junction temperature	T _J	-40		150	°C	

6 Thermal Information

Table 3. Thermal Information

Parameters	Symbol	SOW8L	(WB) SOIC16	Unit
Junction-to-ambient thermal resistance	θ_{JA}	100	69.9	°C/W
Junction-to-board thermal resistance	θ_{JB}	51.8	29	
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	40.8	31.8	

7 Pin Description




Figure 1. CMT1050X Pin Configuration

Table 4.CMT1050X Pin Description

Pin Name	Pin number			Description
	CMT1050W	CMT1050	CMT1050U	
VDD1	1	1	1	Power supply for isolator side 1
RXD	3	2	2	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
TXD	6	3	3	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
GND1	2,7,8	4	4	Ground reference for Isolator Side 1

Pin Name	Pin number			Description
GND2	9,10,15	5	5	Ground reference for Isolator Bus Side
CANH	13	7	7	High-level CAN bus line
CANL	12	6	6	Low-level CAN bus line
VDD2	16	8	8	Power supply for isolator side 2.
NC	4,5,11,14			No Connection




Figure 2. CMT1042W And CMT1052W Pin Configuration

Table 5. CMT1052X/CMT1042X Pin Description

Pin Name	Pin number		Description
	CMT1052W	CMT1042W	
VDD1	1	1	Power supply for isolator side 1
TXD	3	6	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
RXD	5	3	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
GND1	2,8	2,7,8	Ground reference for Isolator Side 1
GND2	9,10,15	9,10,15	Ground reference for Isolator Bus Side
CANH	13	13	High-level CAN bus line
CANL	12	12	Low-level CAN bus line
VDD2	11,16	16	Power supply for Bus Side, PIN11 must be connected externally to PIN16

Pin Name	Pin number		Description
NC	4,6,7	4,5,11,14	No Connection
STB	14		Standby mode control input

8 Typical Application

8.1 Typical Application Schematic




Figure 3. Typical Application Schematic

Note: users should be careful not to connect ground and VDD reversely.

8.2 PCB Layout Guidelines




Figure 4. Recommended PCB Layout (Top layer)

9 Parameter Measurement Circuit Setup




Figure 5. Driver Voltage, Current and Test Definition




Figure 6. Bus Logic State Voltage Definitions





Figure 7. Driver VOD with Common-mode Loading Test Circuit



A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 125\text{kHz}$, 50% duty cycle, $t_r \leq 6\text{ ns}$, $t_f \leq 6\text{ ns}$, $Z_o = 50\Omega$

B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 8. Driver Test Circuit and Voltage Waveform





Figure 9. Receiver Voltage and Current Definition



A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 125\text{kHz}$, 50% duty cycle, $t_r \leq 6\text{ ns}$, $t_f \leq 6\text{ ns}$, $Z_o = 50\Omega$

B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 10. Receiver Test Circuit and Voltage Waveform





Figure 11. t_{LOOP} Test Circuit and Voltage Waveform



A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 125\text{kHz}$, 50% duty cycle, $t_r \leq 6\text{ ns}$, $t_f \leq 6\text{ ns}$, $Z_o = 50\Omega$

B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 12. Dominant Time-out Test Circuit and Voltage Waveform



10.1 Electrical Characteristics

Table 6. Electrical Characteristics

Parameters	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage	VDD1		2.5		5.5	V
	VDD2		4.5	5	5.5	V
Logic side supply current	IDD1	VDD ₁ = 3.3 V, TXD = 0		2.2	3.50	mA
		VDD ₁ = 3.3 V, TXD = VDD1		1.1	2.00	
		VDD ₁ = 5 V, TXD = 0		2.2	3.50	mA
		VDD ₁ = 5 V, TXD = VDD1		1.1	2.00	

Bus side supply current	IDD2	VI = 0V, R _{load} = 60 Ω		46	70	mA
		VI = VDD ₂		5.3	10	
Thermal-shutdown Threshold	T _{TS}		155	165	180	°C
Common Mode Transient Immunity	CMTI		± 100	± 150		kV/us
Logic Side						
High level input voltage	V _{IH}	TXD pin	0.7*V _{DD1}			V
Low level input voltage	V _{IL}	TXD pin			0.3*V _{DD1}	V
High level input current	I _{IH}	TXD pin		0		uA
Low level input current	I _{IL}	TXD pin	-15			uA
High level output voltage	V _{OH}	I _{OH} = -4mA, RXD pin	V _{DD1} - 0.4			V
Low level output voltage	V _{OL}	I _{OL} = 4mA, RXD pin			0.4	V
Input Capacitance	C _{IN}	TXD pin		6.5		pF
Driver						
CANH output voltage (Dominant)	V _{OH}	TXD=0 V, R _{LOAD} = 60 Ω	2.8	3.4	4.5	V
CANL output voltage (Dominant)	V _{OL(D)}	TXD=0 V, R _{LOAD} = 60 Ω	0.8	1.2	2.25	V
CAN bus output voltage (Recessive)	V _{O(R)}	TXD=VDD1, R _{LOAD} = 60 Ω	2	0.5*V _{DD2}	3	V
Differential output voltage (Dominant)	V _{OD(D)}	VDD=5V, TXD=0, R _{load} = 60 Ω	1.5		3	V
Differential output voltage (Recessive)	V _{OD(R)}	VDD=5V, TXD=V _{IO} , R _{load} = 60 Ω	-0.05		0.05	V
		VDD=5V, TXD=V _{IO} , No load.	-0.1		0.1	
Dominant short-circuit output current	I _{O(SC)DOM}	TXD=0V, t < t _{to(dom)} TXD· V _{CANH} = -30V	-100		-40	mA
		TXD=0V, t < t _{to(dom)} TXD· V _{CANL} =30V	40		100	
Recessive short-circuit output current	I _{O(SC)REC}	Normal/Silent mode; V _{txd} =VDD1; V _{CANH} = V _{CANL} =-27V to +30V	-6		6	mA
Receiver						
Positive-going bus input threshold voltage	V _{IT+}			750	900	mV
Negative-going bus input threshold voltage	V _{IT-}		500	650		mV
Hysteresis voltage	V _{HYS}			100		mV
Power-off (unpowered) bus input leakage current	I _{IOFF(LKG)}	V _{CANH} = V _{CANL} =5V, VDD=0V, V _{IO} =0V	-5		5	uA
Input capacitance to ground	C _I	CANH or CANL		13		pF
Differential input	C _{ID}			5		pF
Differential input resistance	R _{ID}		20		40	kΩ
Input resistance	R _{IN}		15	30	40	kΩ
Input resistance matching	R _{IMATCH}	CANH = CANL	-5		+5	%
Common-mode voltage range	V _{COM}		-30		+30	V

10.2 Switching Electrical Characteristics

VDD1 = 2.5V ~ 5V, VDD2 = 4.5V~5.5V, T_A= -40 to 125 °C. Unless otherwise noted, Typical values are at VDD1= 3.3V, VDD2 = 5V, T_A= 25°C)

Table 7. Switching Electrical Characteristics

Parameters	Symbol	Condition	Min.	Typ.	Max.	Unit
Loop delay1	T _{LOOP1}	Driver input to receiver output, Recessive to Dominant		120	220	ns
Loop delay2	T _{LOOP2}	Driver input to receiver output, Dominant to Recessive		100	220	ns
Transmitted recessive bit width	T _{bit(bus)}	T _{bit(TXD)} = 500ns	435	488	530	ns
		T _{bit(TXD)} = 200ns	155	186	210	
Bit time on RXD pin	T _{bit(RXD)}	T _{bit(TXD)} = 500ns	400	490	550	ns
		T _{bit(TXD)} = 200ns	150	191	240	
Driver						
Propagation delay time, recessive -to- dominant output	t _{PLH}			73		ns
Propagation delay time, dominant-to-recessive output	t _{PHL}			63		ns
Differential output signal rise time	t _r			62		ns
Differential output signal fall time	t _f			60		ns
Bus dominant time-out time	t _{TXD_DTO}		800	1900	4000	us
Receiver						
Propagation delay time, low to high level output	t _{PLH}			58		ns
Propagation delay time, high to low level output	t _{PHL}			46		ns
RXD signal rise time	t _r			1		ns
RXD signal fall time	t _r			1		ns

10.3 Insulation Specifications

Table 8. Insulation and Safety Related Specifications

Description	Sym	Condition	Value		Unit
			SOW8L	WB SOIC-16	
Min. External clearance ^[1] (air gap)	CLR	The shortest terminal-to-terminal distance through air	8.0	8.0	mm
External creepage ^[1] (tracking)	CRP	The shortest terminal-to-terminal distance across the package surface	8.0	8.0	mm
Distance through insulation	DTI	Minimum internal gap	18		um
Comparative tracking index	CTI	DIN EN 60112 (VDE 0303-11);	>600		V
Material group	-	IEC 60112	I		-
Installation Classification per DIN VDE 0110	-	Rated mains voltage ≤ 150 V _{RMS}	I to IV	I to IV	-
		Rated mains voltage ≤ 300 V _{RMS}	I to IV	I to IV	-
		Rated mains voltage ≤ 600 V _{RMS}	I to IV	I to IV	-
		Rated mains voltage≤ 1000 V _{RMS}	I to III	I toIII	
Installation Classification perDIN VDE V 0884-11:2017-01 ^[2]					
Climatic Category			40/125/21		
Pollution Degree		Per DIN VDE 0110	2		
Maximum repetitive isolation voltage	V _{IORM}		1414		V _{pk}
Maximum isolation working voltage	V _{IOWM}	AC voltage (sine wave); Time dependent dielectric breakdown	1000		V _{RMS}
		DC voltage	1414		V _{DC}
Input to output test voltage, method B1	V _{pd(m)}	V _{ini.b} = V _{iotm} , V _{pd(m)} = V _{iorm} *1.875, t _{ini} = t _m = 1 sec,	<5		pc
Input to output test voltage, method A. After environmental tests subgroup 1	V _{pd(m)}	V _{ini.a} = V _{iotm} , V _{pd(m)} = V _{iorm} *1.6, t _{ini} = 60 sec, t _m = 10 sec,	<5		pc
Input to output test voltage, method A. After input and output safety test subgroup 2 and subgroup 3	V _{pd(m)}	V _{ini.a} = V _{iotm} , V _{pd(m)} = V _{iorm} *1.2, t _{ini} = 60 sec, t _m = 10 sec,	<5		pc
Maximum transient isolation voltage	V _{IOTM}	t = 60 s (qualification);	7000		V _{pk}
Maximum surge isolation voltage ^[3]	V _{IOSM}	Test method per IEC62368-1, 1.2/50 us waveform, V _{TEST} = 1.6 x V _{IOSM}	6250		V _{pk}
Isolation capacitance, input to output ^[5]	C _{IO}	f = 1 MHz	1.2		pF
Isolation resistance, input to output ^[5]	R _{IO}	V _{IO} = 500 V, T _{amb} = T _s	>10 ⁹		Ω
		V _{IO} = 500 V, 100 °C ≤T _{amb} ≤125 °C	>10 ¹¹		
UL 1577					
Withstand isolation voltage	V _{ISO}	V _{TEST} = 1.2 x V _{ISO} , t = 1 s (100% production)	5000		V _{RMS}

Notes:

- [1]. Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- [2]. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- [3]. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- [4]. Apparent charge is electrical discharge caused by a partial discharge (pd).
- [5]. All pins on each side of the barrier are tied together creating a two-terminal device.

10.4 Safety-related Certifications

Table 9. Safety-related Certifications

VDE	UL		CQC	TUV
DIN VDE V0884-11:2017-01	UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	GB 4943.1-2011	EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A2: 2013
Certificate number: pending	Certificate number: UL-US-2439077-1	Certificate number: UL-CA-2429797-0	Certificate number: CQC11-471543-2022	Certificate number: pending

10.5 Safety Limiting Values

Reinforced isolation safety-limiting values as outlined in VDE-0884-11 of CMT10XXX

Table 10. Safety Limiting Values

Parameters	Test Condition	Value	Unit
Safety supply power	$R_{\theta JA} = 100\text{ }^{\circ}\text{C/W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$	1250	mW
			mA
Safety supply current	$R_{\theta JA} = 100\text{ }^{\circ}\text{C/W}$, $V_I = 5\text{ V}$, $T_J = 150\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$	250	W
Safety temperature		150	$^{\circ}\text{C}$

1. Calculate with the junction-to-air thermal resistance, $R_{\theta JA}$, of SOP8 (300mil) package which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
2. The maximum safety temperature has the same value as the maximum junction temperature(T_J)specified for the device.




Figure 15. CMT10XXX Thermal derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

11 Function Description

11.1 Function Overview

The CMT10XXX is an isolated CAN transceiver which fully compatible with the ISO11898-2 standard. The CMT10XXX integrated two channel digital isolators and a high reliability CAN transceiver. The digital isolator is silicon oxide isolation based on CMOSTEK capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The CMT10XXX device is safety certified by UL1577 support 5 kV_{rms} insulation withstand voltages, while providing high electromagnetic immunity and low emissions. The data rate of the CMT10XXX is up to 5Mbps. The CMT10XXX provides thermal protection and transmit data dominant time out function.

11.2 Functional Modes

The table below lists the functional modes of the CMT10XXX.

Table 11. Driver Function Table

TXD	CANH	CANL	BUS STATE
L	H	L	Dominant
H	Z	Z	Recessive
Open	Z	Z	Recessive

Notes: H = high level; L = low level; Z = common mode (recessive) bias to VDD/2

Table 12. Receiver Function Table

V _{ID} = CANH-CANL	RXD	BUS STATE
V _{ID} ≥ 0.9V	L	Dominant
0.5 < V _{ID} < 0.9V	X	Uncertain
V _{ID} ≤ 0.5V	H	Recessive
Open	H	Recessive

Notes: H = high level; L=low level; X=uncertain

11.3 Standby mode

The CMT10XXX cannot transmit or receive regular CAN messages in Standby mode. Only the isolator and low-power CAN receiver are active, monitoring the bus lines for activity. The bus wake-up filter ensures that only bus dominant and bus recessive states that persist longer than $t_{\text{fltr(wake)bus}}$ are reflected on the RXD pin. To reduce current consumption, the CAN bus is terminated to GND and not biased to VDD2/2 as in Normal mode. Standby mode is selected by setting pin STB HIGH. An internal pull-up ensures that Standby mode is selected by default when pin STB is not connected.

In Standby mode;

- The CAN transmitter is off
- The normal CAN receiver is off
- The low-power CAN receiver is active
- CANH and CANL are biased to GND
- The signal received at the low-power CAN receiver is reflected on pin RXD

The isolation function of the CMT10XXX is not disabled in Standby mode. Overall quiescent current is not reduced significantly in this mode. The CMT10XXX is not designated to support CAN bus wake-up functionality with very low quiescent currents.

11.4 Bus Dominant Time-out Function

In standby mode, a “bus dominant time-out” timer is started when the CAN bus changes from recessive to dominant state. If the dominant state on the bus persists for longer than $t_{to(dom)bus}$, the RXD pin is forced HIGH

11.5 TXD Dominat Time-out Function

A TXD dominant time-out timer circuit prevents the bus lines from being driven to a permanent dominant state(blocking all network communicaiton) if pin TXD is forced permanently LOW by a hardware or software application failure. The timer is triggered by a negative edge on pin TXD.

If the duration of the LOW level on pin TXD exceeds the internal timer value(T_{txd_dto}), the transmitter is disabled, driving the bus lines into a recessive state. The timer is reset by a positive edge on pin TXD.

11.6 Current Protection

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short-circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

11.7 Over Temperature Protection

The output drivers are protected against over-temperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature T_{IS} , the output drivers will be disabled until the virtual junction temperature becomes lower than T_{ts} and TXD becomes recessive again.

By including the TXD condition, the occurrence of output driver oscillation due to temperture drifts is avoided.

12 Packaging Information

The packaging information of the CMT10XXX is shown in the figures below.

12.1 CMT10XXX SOW8L Packaging




Figure 16. CMT10XXX SOW8L Packaging




Figure 17. CMT10XXX SOW8L Package Board Layout Example

12.2 CMT10XXX Wide Body SOIC-16 Packaging




Figure 18. CMT10XXX SOIC 16 Package Shape and Dimension in Millimeter




Figure 19. SOIC-16 Package Board Layout Example

12.3 CMT10XXX DUB8 Packaging




Figure 20. DUB8 Packaging

	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	3.58	---	4.19
STAND OFF	A1	0.38	---	0.58
MOLD THICKNESS	A2	3.20	---	3.61
LEAD WIDTH	b	0.36	---	0.56
	b1	---	0.99 REF	---
	b2	---	1.524 REF	--
L/F THICKNESS	c	0.20	---	0.36
BODY SIZE	D	9.27	---	9.37
	E1	6.20	---	6.60
	E2	10.11	---	10.69
LEAD PITCH	e	2.54 BSC		
LEAD LENGTH	L	1.15	---	1.45
	θ	0°	---	8°
LEAD OFFSET	aaa	0.254		



Table 13. DUB8 Packaging Scale

13 Ordering Information

Table 14. Part Number List

Part Number	MOQ	Isolation Rating (kV)	Max Data Rate (Mbps)	Temperature	Package	MSL
CMT1050	1000	5	1	-40 to 125°C	SOW8L	3
CMT1050W	1000	5	1	-40 to 125°C	WB SOIC-16	3
CMT1052W	1000	5	5	-40 to 125°C	WB SOIC-16	3
CMT1042W	1000	5	5	-40 to 125°C	WB SOIC-16	3
CMT1050U	1000	5	1	-40 to 125°C	DUB8	3

14 Tape and Reel Information



**ARBOR HOLE
DETAIL A
SCALE: 3:1**

PRODUCT SPECIFICATION						
TAPE WIDTH	$\phi A \pm 2.0$	$\phi N \pm 2.0$	W1	W2 (Max)	W3	E (MIN)
08MM	330	178	$8.4^{+1.5}_{-0.0}$	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	$12.4^{+2.0}_{-0.0}$	18.4		5.5
16MM	330	178	$16.4^{+2.0}_{-0.0}$	22.4		5.5
24MM	330	178	$24.4^{+2.0}_{-0.0}$	30.4		5.5
32MM	330	178	$32.4^{+2.0}_{-0.0}$	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10^{12}	ANTISTATIC	ALL TYPES
B	10^6 TO 10^{11}	STATIC DISSIPATIVE	BLACK ONLY
C	10^5 & BELOW 10^5	CONDUCTIVE (GENERIC)	BLACK ONLY
E	10^9 TO 10^{11}	ANTISTATIC (COATED)	ALL TYPES

Figure 21. CMT10XXX Tape and Reel Information (for all packages)




Figure 22. CMT10XXX SOIC-8 Tape and Reel Information






Figure 23. CMT10XXX SOIC-16 Tape and Reel Information

15 Revise History

Table 15. Revise Records

Version No.	Chapter	Description	Date
0.1	All	Initial version	2023/09/26
0.2	8.2	Modified the typical application diagram	2023/11/14
0.3	All	Added data rate 1Mbps of CMT1050.	2024/6/17
	7	Update pin arrangement of CMT1042W	
	All	Update the UL certificate No..	2024/10/30
		Add MSL level in order information	2024/12/3

16 Contacts

Shenzhen Hope Microelectronics Co., Ltd.

Address: 30th floor of 8th Building, C Zone, Vanke Cloud City, Xili Sub-district, Nanshan, Shenzhen, GD, P.R. China

Tel: +86-755-82973805 / 4001-189-180

Fax: +86-755-82973550

Post Code: 518052

Sales: sales@hoperf.com

Website: www.hoperf.com

Copyright. Shenzhen Hope Microelectronics Co., Ltd. All rights are reserved.

The information furnished by HOPERF is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of HOPERF and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of HOPERF. HOPERF products are not authorized for use as critical components in life support devices or systems without express written approval of HOPERF. The HOPERF logo is a registered trademark of Shenzhen Hope Microelectronics Co., Ltd. All other names are the property of their respective owners.