

210-960 MHz OOK/(G)FSK Transmitter SoC

MCU Feature

CPU kernal

- High performance single instruction period 1T-8051 kernal
- Support operating frequency up to 26MHz (XOSC) or 24Mhz (HFOSC) with address efficiency of 20MIPS
- Operating power consumption is 78 uA/MHz

Storage

- 4-KB MTP program storage, support 10 K erasing time
- 512-Byte XRAM and 256-Byte IRAM
- 512-Bit EEPROM, support 100,000 erasing time

Power

- Power on reset and low voltage detection
- Embedded LDO provide power for CPU and digital circuit
- Embedded ultra-low power ULPLDO, the chip achieves Retention function of some peripherals of CPU/RAM/SFR in STOP mode

I/O

- 6 multi-functional IO pins (SOP14)
- Supports highly flexible peripheral function mapping
- Support level change interrupt/wake up

Clock source

- Support up to 26MHz XOSC (high speed frequency crystal oscillator)
- Embedded high speed 24MHz HFOSC (±1% RC oscillator)
- Embedded low power 32kHz LFOSC (±1% RC oscillator)

On-chip debug

- 1-Wire debugger hardware circuit embedded in CPU
- Support Keil C51 for program online debugging CMT2187A
- Support 3 hardware breakpoints, single step debugging

Peripheral

- 1 x UART
 - 1 x SPI
- 1 x CDR (Single-wire RX input clock recovery)
 - 1 x WDT (Independent hardware)
- 1 x sleep timer (32KHz LFOSC)
- 2 x 16bit simple timer
- 2 x 16bit multifunctional timer (3-channel PWM/CCP)

Code security

Burning serial port and single-line debugging interface with lockup function

Sub-1G Transmitter Module Characteristic

● Working frequency: 210 – 960MHz

Modulation Mode: OOK/FSK/GFSK

• Data rate: 0.5– 40 kbps (OOK)

0.5 - 200kbps (GFSK/FSK)

• Output power: +13dBm (Max.)

Working current: 24mA @+13dBm, 433.92MHz CW

Single-ended high efficiency Class E high frequency transmitting PA

PA Ramping varies according to the data rate

Working Condition

Temperature range: -40 °C - 85 °C
Working voltage range: 1.8 V - 3.6 V

Application

- Garage door remote control
- Remote control access system
- Consumer wireless remote control
- Smart home
- Home security
- RFID source tag
- Wireless sensor network
- WM-Bus T1 mode

Ordering Information

Part Number	Package	MOQ
CMT2187A-ESR14	SOP14, T&R	3,000 pcs




SOP-14

8.65 x 6 x 1.75 mm

Introduction

CMT2187A is a low-power Sub-1G wireless transmitter SoC embedded with an enhanced 1T-8051 core, supporting 210 ~ 960 MHz, OOK/FSK/GFSK modulated wireless transmitter function. The chip is embedded with efficient single-ended PA with output power range which is adjustable from 0 to +13dBm, +13dBm only required 24mA while transmission. MCU programs are stored and run in 4KB MTP storage. The ultra-low-power ULPLDO can save CPU status, RAM data, and configuration register data in STOP mode. Users can use the dedicated 1-WIRE debugger and KEIL51 software to download and run the target debugging code directly into MTP for online simulation. The MTP has a dedicated area for burning 64-bit serial numbers (ids), making it ideal for remote control or active RFID applications while transmitting encrypted information. The chip supports main frequency clock source switching. The system starts with the built-in 24MHz HFOSC by default and optionally switch to the more accurate external 26MHz XOSC as the main frequency clock source of the system according to the MTP burning configuration. The built-in low-power RC oscillator 32kHz LFOSC allows the MCU to perform low-power timed wake-up. HFOSC and LFOSC are calibrated to ±1% accuracy at the factory, and can also be calibrated by calling API functions to access the correction



Caution! ESD sensitive device. Precaution should be used when handling the device to prevent permanent damage.

Table of Contents

1	Ele	ctrical Feature	6
	1.1	Recommended Operation Condition	6
	1.2	Absolute Maximum Rating	6
	1.3	Power on reset and low voltage detection	7
	1.4	Wakeup Time	
	1.5	Transmitter Module Specification	8
	1.6	Oscillator	
	1.7	MTP Feature	10
	1.8	EEPROM Feature	
	1.9	Direct Current Feature	12
	1.10	AC Characteristic	
	1.11	High Frequency Transmitting Typical Performance	13
2	Pin	Description	. 14
	2.1	CMT2187A-ESR16 Pin Definition	14
3	Tvr	pical Reference Design	15
_			
4		ature Description	
	4.1	High Performance 1T-8051	
	4.2	CMT2187A Storage	
	4.3	Work Mode	
	4.4	Retention under STOP Mode	20
	4.5	1/0	
	4.6	Clock	
	4.7	Reset Source	
	4.8	Digital and Analog Peripheral	
	4.9	Sub-1G Single Transmitter	22
5	Ord	dering Information	. 23
6	Pac	ckage Outline	. 24
7	Tor	o Silk Printing	25
•	ıop	J SIIK FIIIUIIY	. 23

8	Related Documentation	. 26
9	Revise History	. 27
10	Contacts	. 28

1 Electrical Feature

Unless otherwise noted, all electrical performance parameters were measured through the evaluation board CMT2187A-EM Rev 001 under the following conditions: VDD= 3.3V, $T_{OP}=25^{\circ}C$, $F_{RF}=433.92$ MHz, matching to a 50Ω impedance antenna with an output power of +10dBm.

1.1 Recommended Operation Condition

Table 1-1. Recommended Operation Condition

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operation digital supply voltage	VAVDDMAX	Temperature range is from -40 $^{\circ}{\rm C}$ to +85 $^{\circ}{\rm C}$	1.8		3.6	V
Operation RF supply voltage	V _{AVDDMAX}	Temperature range is from -40°C to +85°C	1.8		3.6	V
System clock frequency	fsysclk			24	26	MHz
Operation temperature	TOP		-40		+85	$^{\circ}\mathbb{C}$
Supply power slope			1			mV/us

1.2 Absolute Maximum Rating

Table 1-2. Absolute Maximum Rating [1]

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DVDD supply power	V _D VDDMAX		-0.3		3.6	V
AVDD supply power	VAVDDMAX		-0.3		3.6	V
Interface voltage	VPIN		-0.3		V _{DD} +0.3	V
Junction temperature	T _{JMAX}		-40		125	$^{\circ}$
Storage temperature	T _{STG}		-50		150	${\mathbb C}$
Soldering	T _{SDR}	Last at least 30 seconds			255	$^{\circ}$
ESD rating [2]	V _{ESD}	Human Body Model (HBM)	-2		2	kV
Latch current	ILATCH	@ 85℃	-100		100	mA
Input current of I/O	l.a	Source		3.0		mA
port	IIOMAX	Sink		3.7		mA

Notes:

- 1. Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. Caution! ESD sensitive device. Precaution should be used when handling the device to prevent permanent damage.

1.3 Power on reset and low voltage detection

Table 1-3. Supply Voltage Detection Characteristic

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
POR power on release lag	t RST	V _{VDD} > V _{POR} , Supply voltage <100 us rising to V _{POR}		10		us
POR power on to release voltage threshold	V _{POR}	VDD voltage rising		1.8		V
Reset voltage threshold	V_{RST}		1.64			V
Setup time of the battery sensing device circuit	tstab			5		us
RSTn pin reset lag	trstn			5		ns

Notes:

1.4 Wakeup Time

Table 1-4. Wakeup Time

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
IDLE Mode Wakeup Time	tidlewk	Main frequency is 24MHz HFOSC	2		3	SYSCLKs
STOP Mode Wakeup Time	tsторwк	Main frequency is 24MHz HFOSC		180		us

Notes:

^{1.} Indicators are based on the average of two measurements.

^{1.} STOP mode equals to sleep mode, and the wakeup time is mainly consumed in the internal power start and clock.

1.5 Transmitter Module Specification

Table 1-5. Transmitter Specification

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Eroguepov renge	F	The HXOSC connects to a 26 MHz crystal	210		480	MHz
Frequency range F _{RF}		oscillator	630		960	MHz
Data rate	DR	OOK	0.5		40	khoo
Dala Tale	DK	(G)FSK	0.5	,	200	kbps
Output power range	Роит	Single end PA mode	0		+13	dBm
ESK fraguancy		630 ~ 960 MHz	1		300	kHz
FSK frequency offset range	FDEV	320 ~ 480 MHz	0.5		150	kHz
olisetrange		210 ~ 320 MHz	0.33		100	kHz
Output power by step	P _{STEP}			1		dB
Transmitting locking time [1] (Startup time)	T _{PLL}	Execute time of API function tx_sym_prepare_for_transmission		620		uS
		0dBm		8.1		mA
	I _{DD-315F}	+5dBm		11.5		mA
		+7dBm		13.6		mA
		+10dBm		17.9		mA
		+13dBm		22.2		mA
		0dBm		7.3		mA
		+5dBm		9.7		mA
	I _{DD-434F}	+7dBm		11.4		mA
		+10dBm		14.7		mA
FSK Transmitting		+13dBm		23.5		mA
current		0dBm		9.7		mA
		+5dBm		12.6		mA
	IDD-868F	+7dBm		14.7		mA
		+10dBm		18.9		mA
		+13dBm		28.8		mA
		0dBm		8.7		mA
		+5dBm		11.4		mA
	I _{DD-915} F	+7dBm		13.3		mA
		+10dBm		17.8		mA
		+13dBm		28.6		mA
OOK Transmitting		0 dBm		5.5		mA
current [3]	I _{DD-4340}	+5 dBm		6.7		mA
333110		+7 dBm		7.6		mA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		+10 dBm		9.2		mA
		+13 dBm		13.8		mA
		0 dBm		6.6		mA
		+5 dBm		8.1		mA
	I _{DD-8680}	+7 dBm		11.0		mA
		+10 dBm		11.3		mA
		+13 dBm		16.5		mA
		100kHz Frequency Offset		82		dBc/Hz
		200kHz Frequency Offset		84		dBc/Hz
	PN ₄₃₄	500kHz Frequency Offset		98		dBc/Hz
		1MHz Frequency Offset		105		dBc/Hz
Phase noise		10MHz Frequency Offset		123		dBc/Hz
Phase noise		100kHz Frequency Offset		74		dBc/Hz
	PN ₈₆₈	200kHz Frequency Offset		77		dBc/Hz
		500kHz Frequency Offset		89		dBc/Hz
		1MHz Frequency Offset		100		dBc/Hz
		10MHz Frequency Offset		119		dBc/Hz
	H2 ₃₁₅	2 times Harmonic @630 MHz, +13 dBm		< -45		dBm
	H3 ₃₁₅	3 times Harmonic @945 MHz, +13 dBm		< -45		dBm
	H2 ₄₃₄	2 times Harmonic @868 MHz, +13 dBm		< -45		dBm
Harmonic Output	H3 ₄₃₄	3 times Harmonic @1302MHz, +13 dBm		< -45		dBm
	H2 ₈₆₈	2 times Harmonic @1736MHz, +13 dBm		< -36		dBm
	H3 ₈₆₈	3 times Harmonic @2604MHz, +13 dBm		< -36		dBm
	H2 ₉₁₅	2 times Harmonic @1830MHz, +13 dBm		< -36		dBm
	H3 ₉₁₅	3 times Harmonic @2745MHz, +13 dBm		< -36		dBm
OOK modulate the				60		dB
flattering ratio						
Occupied	OBW ₃₁₅	-20 dBc bandwidth, RBW = 1kHz, SR = 1.2 kbps		6		kHz
bandwidth	OBW ₄₃₄	-20 dBc bandwidth. RBW = 1kHz, SR = 1.2 kbps		7		kHz

Notes:

^{[1].} The term has included the crystal start-up time.

^[2] With the 8051 core current, HFOSC uses an internal 24MHz high-speed RC as the clock source.

^[3] Baseband data is 50% high-low duty cycle.

1.6 Oscillator

Table 1-6. Oscillator Specification

Туре	Parameter	Symbol	Test Condition	Min	Тур	Max	Parameter
	Crystal frequency [1]	F _H XOSC			26		MHz
	Frequency						
High frequency crystal	accuracy [2]				±20		ppm
oscillator	Load	0			45		
XOSC	capacitance	C _{HX-LOAD}			15		pF
	Equivalent	R _{HX-ESR}				60	Ω
	resistance	T TIX-LON					32
	Startup time [3]	t _{HXOSC}			400		us
High fraguency DC	RC oscillation	_		3	24	24	NALI-
High frequency RC oscillator	frequency	F _{HF_RC}		?	24	24	MHz
HFOSC	Frequency				1		%
TIFOSC	accuracy [4]				ı		70
Embedded 32KHz RC	Oscillator	_			00		
oscillator	frequency	F _{LP_RC}			32		kHz
LFOSC	Frequency				1		%
	accuracy [4]				ı		/0

Notes:

- [1]. CMT2187A can drive the XTAL pin directly from external reference clock via coupling capacitor. The peak value of external clock signal is required to be between 0.3 and 0.7 V.
- [2]. Which include: initial error, crystal load, aging and change with temperature. The acceptable crystal frequency error is limited by the RF frequency deviation between the receiver bandwidth and the corresponding transmitter.
- [3]. This parameter is largely related to the crystal.
- [4]. Frequency accuracy is the corrected index, and related to environmental factors, users can actively call the relevant correction API function for correction.

1.7 MTP Feature

Table 1-7. MTP Specification

Parameter	Symbol	Test Condition	Min	Тур	Max	Parameter
Burning voltage	V_{PROG}		3.0		3.6	V
Burning time	T _{PROG}	1 Word (4 bytes), clock is 24MHz	20.8		37.5	us
Erasing time	TERASE	1 page, clock is 24MHz	10.4		18.8	ms
Read time	T _{READ}	1 Word (4 bytes), clock is 24MHz		41.7		ns

Parameter	Symbol	Test Condition	Min	Тур	Max	Parameter
		2.0 V ≤ DVDD < 2.4 V				
		1 Word (4 bytes), clock is 24MHz 2.4 V ≤ DVDD < 3.6 V		125		ns
Maximum erasing time	ЕСмтр		10K			cycles
Data saving time	RET _{MTP}	@+85℃		10		years

Notes:

- 1. The MTP program space capacity is 1K x 32, and the limiting throughput at 24 MHz clock is 96 M Byte/S. The instruction cache circuit is integrated on the chip, which converts the 32-bit content of the current address into four 8-bit instructions gradually to the 8051 kernal after each reading, and the actual address rate is about 20MIPS, depending on the cache hit rate and the program code.
- 2. The chip will detect the DVDD voltage in real time. If the current MCU clock (used for MTP access) is greater than or equal to 8 MHz, the MTP read time will be automatically reduced when the voltage is lower than 2.4V. This function can be accomplished without user manual operation, because when the voltage is lower than 2.4 V, the MCU working efficiency will be reduced.

1.8 EEPROM Feature

Table 1-8. EEPROM Specification

Parameter	Symbol	Test Condition	Min	Тур	Max	Parameter
Erasing time tee-wr	EEPROM operation process			14		ms/unit
	IEE-WR	EEPROM operation process		42		ms
Burning times	urning times tee-cnt EEPROM operation process		10,000	100,000		cycles

Notes: [1]. The operation address refers to 2 Bytes storage units, that is, each unit is 2 Bytes.

1.9 Direct Current Feature

Table 1-9. Direct Current Feature @3.3V, 25℃

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		Main frequency = 26 MHz, XOSC		78		uA/MHz
Normal mode		Main frequency = 24 MHz, HFOSC		70		uA/MHz
Normal mode	INORMAL	Main frequency = 3.25 MHz, XOSC		372		uA/MHz
		Main frequency = 3 MHz, HFOSC		301		uA/MHz
	lidle	Main frequency = 26 MHz, XOSC		54		uA/MHz
IDLE mode		Main frequency = 24 MHz, HFOSC		45		uA/MHz
IDLE Mode		Main frequency = 3.25 MHz, XOSC		336		uA/MHz
		Main frequency = 3 MHz, HFOSC		266		uA/MHz
0.700	ISTOP_LFOSC	Open the sleep timer and LFOSC		2.6		
STOP mode	I _{STOP}	Turn off the sleep timer and LFOSC		1.6		uA
Notes:						

1.10 AC Characteristic

Table 1-10. AC characteristic

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High level output	Vон	Load in $1K\Omega$, VDD = 3.3 V	VDD-0.4			V
Low level output	VoL	Load in $1K\Omega$, VDD = 3.3 V			0.4	V
IPala la alla a f	V	VDD = 3.3 V		0.7*VDD		V
High level input	V _{IH}	VDD = 2.0 V		0.7*VDD		V
Low lovel input	VIL	VDD = 3.3 V		0.2*VDD		V
Low level input		VDD = 2.0 V		0.2*VDD		V
Port leakage current	I _{LKG}	VDD = 2.0 V – 3.6 V		TBD		nA

^{[1].} Test program operates with While (1) in loop and the GPIO with no load.

1.11 High Frequency Transmitting Typical Performance




Figure 1-1. Phase Noise $F_{RF} = 868MHz$, $P_{OUT} = +13dBm$, without modulated




Figure 1-2. Output Power Changes Along with the Supply Voltage $F_{RF} = 433.92 MHz, \, P_{OUT} = +13 dBm$

2 Pin Description

2.1 CMT2187A-ESR16 Pin Definition




Figure 2-1. CMT2187A-ESR SOP14 Pin Arrangement

Table 2-1. CMT2187A-ESR Pin Description

Pin	Name	Pin Character		Function Description	
1	AVDD		Α	Analog RF power source input	
2	GND		Α	Ground	
3	TX	>	Α	Single end PA transmitting output	
4	NC			Float	
_	DOT-/D0	Ю	D0	GPIO0, belongs to general GPIO	
5	RSTn/D0	Ю	RSTn	Whole reset input, low effective	
		Ю	D6	GPIO6, belongs to general GPIO	
6	6 S3S_CSB/D6		C2C CCD	CSB selected input of the S3S burning	
		Ю	S3S_CSB	interface	
7	1-WIRE/D10	Ю	D10	GPIO10, belongs to general GPIO	
/	1-WIRE/D10	Ю	1-WIRE	Single wire debug line	
		Ю	D8	GPIO8, belongs to general GPIO	
8	D8/S3S_SDA	Ю	C3C CD4	SDA data input /output of the S3S burning	
		Ю	S3S_SDA	interface	
	D7/020 001	Ю	D7	GPIO7, belongs to general GPIO	
9	D7/S3S_SCL	Ю	S3S_SCL	SCL clock input of the S3S burning interface	
10	GND		Α	Ground	
11	DVDD		Α	Power supply of the digital circuit	

Copyright © By HOPERF Rev 0.3 | 14/28 Page www.hoperf.cn

Pin	Name	Pin Character	Function Description					
12	D1	Ю	GPIO1, belongs to general GPIO					
13	GND	А	Ground					
14	14 XTAL A Crystal input pin, connecting the 26MHz crystal to GND							
Note	Notes: \$3\$ is the burning interface and the burner needs to be connected to the chin through this interface							

3 Typical Reference Design




Figure 3-1. CMT2187A Single End PA Output Reference Schematic Diagram

Table 3-1. CMT2187A Single End PA Output Matching Reference BOM

Sign	Description	315 MHz	434 MHz	868 MHz	915 MHz	Unit	Vendor
U1	CMT2187A		-	-		-	CMOSTEK
X1	±20 ppm, SMD3225 mm, crystal		2	6		MHz	EPSON
L1	±10%, 0603 layer inductance	220	180	100	100	nΗ	Sunlord LQG18
L2	±10%, 0603 layer inductance	75	39	12	10	nΗ	Sunlord LQG18
L3	±10%, 0603 layer inductance	75	39	10	5.6	nΗ	Sunlord LQG18
L4	±10%, 0603 layer inductance	56	47	8.2	8.2	nΗ	Sunlord LQG18
C1	±0.25 pF, 0402 NP0, 50 V	33	15	4.7	4.7	pF	-
C2	±0.25 pF, 0402 NP0, 50 V	3.6	5.6	5.6	4.3	pF	-
C3	±0.25 pF, 0402 NP0, 50 V	5.6	4.7	2.2	2.2	pF	-
C4	±20%, 0402, NP0, 50 V	NC	3.3	NC	NC	pF	-
C5	±20%, 0402 X7R, 25 V	100		nF			
C6	±20%, 0402 X7R, 25 V	470			pF		
C7	±20%, 0402 X7R, 25 V	100			nF		
D1	XE5D5VB, ESD protective diode						

Sign	Description	315 MHz	434 MHz	868 MHz	915 MHz	Unit	Vendor
D3	XE5D5VB, ESD protective diode						

4 Feature Description

The CMT2187A is a high-performance 8051 SoC with embedded Sub-1GHz OOK/(G)FSK transmitters and user programs are burned in 4K Bytes of MTP and run at clock frequencies up to 26MHz. The chip is applied in low-power wireless transmission among frequency band from 210 to 960MHz, where integrates the following core modules:

- High performance 8051 based on MTP with 1-Wire on-line debugging circuit;
- abundant digital and analog peripheral resources;
- Sub-1G OOK / G(F)SK modulated transmitting module;




Figure 4-1. System Diagram

(Note: D 0, 1, 2 are literally refers to GPIO, the numbers of GPIO are vary according to different package .)

4.1 High Performance 1T-8051

CMT2187A is embedded with enhanced 1T-8051, single period run instructions, which is fully compatible with MCS-51 instructions, and the access efficiency is up to 20 MIPS. The CPU comes with a 1-Wire interface for online debugging hardware module, which can be connected to Keil C51 software on the PC through the debugger.

4.2 CMT2187A Storage

Embedded with MTP (non-volatile storage) on chip for storing user code, which runs directly on MTP, supporting 10K times of repeated erasing and burning. The user code space is 4K Byte and the address range

is 0x0000 - 0x0FFF. There is a separate 512 Byte space in the MTP dedicated to the chip configuration and ID, which can only be accessed by the chip burner and not by the user program. The burning 64 Byte ID is copied to the SFR register in the Always-ON area when powered on.




Figure 4-2. MTP Address Mapping

There are 256 Bytes of IRAM on chip as internal data storage, and two pages of SFR as registers to configure and control chip operation. SFR page switching is done by accessing Bit 0 at SFR address 0xFF. There are 512 Bytes of XRAM on chip as data storage, and the address range is 0x0000 – 0x01FF.

AON SFR does not map directly to the following address range. Users can access the AON SFR indirectly by enabling the AON_ADDR, AON_WDATA, and AON_RDATA register port in SFR Page 0 or Page 1.

The chip also provides 512 bits EEPROM as important data for power down storage. Users can access through the SFR register with erasing time of 100,000. If the erasing time was required to 1 million or more, the regular increase/decrease data for the feature can be supported by a specific algorithm (such as balanced gray code). More information please consult to the sale representative of HOPERF.




Figure 4-3. IRAM, SFR and XRAM Address Mapping

4.3 Work Mode

CMT2187A has two power pins, AVDD is responsible for powering the internal RF circuit, and the DVDD is responsible for powering the Always-On digital module and the analog module except RF. Most of the digital modules work under the built-in DLDO and can be switched to ULPLDO power supply at STOP mode to achieve low leakage Retention mode. For digital and analog peripherals, user can turn them off when not in use, while the clock gating of the peripherals can be turned off independently to save more power.

Table 4-1. CMT2187A work mode

Work mode	Description	Entry mode	Wakeup source	
		The user program is		
Normal	Normal operating condition	automatically entered after	None	
		being burned and powered on		
	DLDO enabled		I/O level	
IDLE	• System clock (HFOSC or XOSC) open	Set the IDLE bit in the PCON	variation	
IDLE	CPU kernal suspend	register	Comparator	
	Peripheral operation		output	

Work mode	Description	Entry mode	Wakeup source
STOP (Retention)	 ULPLDO enabled System clock (HFOSC or XOSC) Close CPU core, all memory, peripheral configuration as well as status reservation LFOSC enabled, Always-On module and comparator work GPIO state remained unchanged 	 Set the STOP bit in the PCON register Set the SLEEP bit in the AON_SFR_03 register 	I/O level variation Comparator output twirling Sleep timer timed out

4.4 Retention under STOP Mode

The ultra-low power ULPLDO is integrated on chip to provide stable voltage to save the working state of the chip when the CPU enters the STOP mode, which is called Retention function. The Retention mode allows the chip to recover from its previous state from a STOP wake-up immediately and continue working without restarting the program. In Retention mode, all RAM data is stored; MTP and EEPROM data can be stored at power off.

Table 4-2. CMT2187A Stores Content in STOP Mode

Storage Name	Reserve Data	Power Supply Method
MTP	\checkmark	Power off
		Saving
EEPROM	\checkmark	Power off
		Saving
IRAM	$\sqrt{}$	ULPLDO
XRAM	V	ULPLDO

In Retention mode, both power-on reset (POR) and real-time voltage Monitor (Power Monitor) remain in working state. The following lists whether all functional modules have saved the SFR configuration and working status as well as their corresponding power supply mode. Users can disable the modules that can work under STOP mode. For a module that only saves its configuration and working state loss, there's no need for users to reconfigure the SFR and the module will restart working. Which means that the module will be automatically reset.

Table 4-3. CMT2187A Stores Content of the Function Modules in STOP Mode

Module Name	Reserve configuration	Reserve working state	Whether to work	Power Supply Method
Watch Dog Timer	√	√	√	DVDD
Sleep Timer	V	√	√	DVDD
Key Scan	V	√	√	DVDD
Comparator 0	V	√	√	DVDD
Comparator 1	V	\checkmark	$\sqrt{}$	DVDD
UID & CFG register	V	\checkmark	×	DVDD
IO configuration and state	7	V	×	DVDD
1T-8051 kernel	V	√	×	ULPLDO
Timer 0	V	√	×	ULPLDO
Timer 1	V	√	×	ULPLDO
UART	√	$\sqrt{}$	×	ULPLDO
Port 0	V	√	×	ULPLDO
Port 1	V	√	×	ULPLDO
SPI	V	×	×	ULPLDO
Timer A	V	×	×	ULPLDO
Timer B	V	×	×	ULPLDO
CDR	V	×	×	ULPLDO
Sub-1G Transmitter	V	×	×	ULPLDO
LBD	V	×	×	Power off
1-Wire Debug	×	×	×	Power off

4.5 I/O

Functional mapping of all I/O of CMT2187A is listed in Table 2-1 and Table 2-2. External reset pin RSTn and D0 are multiplexed, user can set the RST_IN_EN bit of the AON_SFR_07 register to 0 to mask the external reset. All GPIOs can be configured uniformly with 2 drive capabilities, and each GPIO can be mapped to Port 0, Port 1, or multiple digital peripherals, more information please refer to the user manual.

The S3S interface for burning MTP and the 1-Wire interface for online debugging are only effective within 6 ms after the chip is powered on and reset. If the S3S command is detected within 6 ms, it will enter MTP burn mode; If the 1-Wire debugging start command is detected, the chip will enter to online debugging mode. If no commands are detected, the chip goes into normal operating mode. After entering to the STOP mode, all I/O remain in the status before the STOP mode.

4.6 Clock

The system supports the main frequency clock source switching. The embedded 24MHz HFOSC is used to start the system by default, and optionally switch to the more accurate external 26MHz XOSC as the main frequency clock source of the system according to the MTP burning configuration. The built-in low-power RC oscillator 32kHz LFOSC allows the MCU to perform low-power timed wake-up.

HFOSC and LFOSC are calibrated to ±1% accuracy at the factory, and can also be calibrated by calling API functions to access the correction circuit module while using. Each peripheral has an independent clock gating, and users can further save power by configuring SFR to turn off clock gating when the related peripherals are not in use.

4.7 Reset Source

The chip reset enables the entire system to its initial state, restarts and corrects the internal modules, and the program will restart from PC address 0 x 0000. CMT2187A support the following 4 reset source:

- Power on reset (POR)
- External pin reset RSTn
- VDD power detect reset
- Watch dog reset

4.8 Digital and Analog Peripheral

In terms of digital peripherals, CMT2186 on-chip offers one UART, one SPI, independent watchdog, one sleep timer, two 16-bit simple timers, two 16-bit multifunction timers (which supports 3 capture/comparators and PWM output). There is also an RX CDR for clock recovery on single-bit I/O inputs, which are typically demodulated signals for wireless receivers. The analog peripherals include 2 independent comparators, as well as a low voltage detection (LBD) module which is used for compensating the power of wireless transmission.

4.9 Sub-1G Single Transmitter

CMT2187A integrates a high-performance Sub-1G single transmitter and adopts an efficient single-ended Class E PA structure, with transmitting power up to +13dBm and consuming only 24mA current on this occasion. The transmitter supports OOK/GFSK/FSK modulation mode, and adopts fractional frequency division phase-locked loop technology, which only needs an external 26MHz crystal oscillator to cover most of the commonly used frequency bands of 210 - 960MHz.

5 Ordering Information

Table 5-1. CMT2187A Ordering Information

Part Number	Description	Package	Pack	Operational Condition	Minimum Order Quantity (Integral multiple)
CMT2187A-ESR	210-960Mhz transmitting SoC	SOP14	T&R	1.8 to 3.6V -40 to 85℃	3,000

Notes:

For more information about product, please visit www.hoperf.com.

For purchasing or price requirements, please contact sales@hoperf.com or local sales representative

[&]quot;E" refers to extended industrial grade. The temperature range is from -40 to +85.

[&]quot;S" refers to SOP package.

[&]quot;R" refers to tape & reel packing. MOQ is 3000 pcs.

6 Package Outline

Package information of CMT2187A-ESR are shown as followed:




Figure 6-1. SOP14 Package Outline

Table 6-1. SOP14 Package Scale

Cumbal	Scale (mm)			
Symbol	Min	Тур	Max	
А	-	•	1.75	
A1	0.05	-	0.225	
A2	1.30	1.40	1.50	
A3	0.60	0.65	0.70	
b	0.39	•	0.48	
С	0.21	•	0.26	
D	8.45	8.65	8.85	
E	5.80	6.00	6.20	
E1	3.70	3.90	4.10	
е		1.27 BSC		
h	0.25	•	0.50	
L	0.30	-	0.60	
L1		1.05 BSC		
θ	0	-	8°	

7 Top Silk Printing



Figure 7-1. CMT2187A Top Silk

Table 7-1. CMT2187A Top Silk Description

Silk printing	Laser		
Pin 1 label	Circle diameter = 1 mm		
Font size	High 0.6 mm, right-aligned; Wide 0.4 mm		
First line silk print	CMT2187A, represents part number CMT2187A		
Second line silk print	YYWW represents the date number of factory manufacture. YY represents the last 2 digit of the year, WW represents the working week of the year. 123456 is the internal trace code.		

8 Related Documentation

Table 8-1. CMT2187A Related Documentation

Document No.	Document Name	Description
	CMT2187A User Manual	CMT2187A user instruction manual
	SFR Register Table	
	GPIO Function Mapping Information	
	Quick Search	

9 Revise History

Table 9-1. CMT2187A Revise Record

Rev No.	Update	Revise Record	Release Date
0.1	All	Initial version	2024/11/12
0.2	1	Update some electrical characteristic parameters	2024/11/18
0.3	All	Review	2024/11/21

10 Contacts

Shenzhen Hope Microelectronics Co., Ltd.

Address: 30th floor of 8th Building, C Zone, Vanke Cloud City, Xili Sub-district, Nanshan, Shenzhen, GD, P.R. China

Tel: +86-755-82973805 / 4001-189-180

Fax: +86-755-82973550

Post Code: 518052

Sales: sales@hoperf.com

Website: www.hoperf.com

Copyright. Shenzhen Hope Microelectronics Co., Ltd. All rights are reserved.

The information furnished by HOPERF is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of HOPERF and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of HOPERF. HOPERF products are not authorized for use as critical components in life support devices or systems without express written approval of HOPERF. The HOPERF logo is a registered trademark of Shenzhen Hope Microelectronics Co., Ltd. All other names are the property of their respective owners.