

## CMT2380F17 OCD ICE User Guide

### Overview

This document provides the CMT2380F17 OCD debugger user guide. The CMT2380F17 is a high-performance transceiver SoC embedded with 8051 core, which is part of the CMOSTEK NextGenRF™ product family that covers a complete product line for short-distance wireless communication, consisting of transmitters, receivers, transceivers, and SoC..

The part number covered in the document is listed in the table below.

**Table 1. Part Number Covered in the Document**

Part Number	Frequency Range	Modulation Method	Tx Power	Sensitivity	Chip Type	Packaging
CMT2380F17	127 – 1020MHz	OOK/(G)FSK	+20dBm	-120dBm	Transceiver SoC	QFN40

## Table of Contents

<b>OVERVIEW .....</b>	<b>1</b>
<b>1 INTRODUCTION .....</b>	<b>4</b>
1.1 FEATURES .....	4
1.2 DESCRIPTION .....	4
<b>2 HARDWARE CONFIGURATION .....</b>	<b>5</b>
<b>3 SOFTWARE SETTINGS .....</b>	<b>6</b>
3.1 INSTALL ICE ADAPTER DRIVER .....	6
3.2 ADD CMT2380F17 CHIP TYPE TO KEIL 8051 IDE .....	6
<b>4 KEIL IDE SETUP .....</b>	<b>7</b>
4.1 DEVICE SETTINGS .....	7
4.2 TARGET SETTINGS .....	8
4.3 OUTPUT SETTINGS .....	9
4.4 C51 SETTINGS .....	9
4.5 DEBUG SETTINGS .....	11
4.6 UTILITIES SETTINGS .....	12
<b>5 START DEBUG .....</b>	<b>13</b>
5.1 START DSCOPE-DEBUGGER FUNCTION .....	13
5.2 DEBUG ENVIRONMENT INTRODUCTION .....	13
5.2.1 <i>Reset, Run, Stop, Step and Run-to-Cursor</i> .....	14
5.2.2 <i>Source-Level Debug</i> .....	15
5.2.3 <i>Breakpoint Settings</i> .....	15
5.2.4 <i>View/Edit Contents of Peripheral Registers</i> .....	16
5.2.5 <i>Disassembly Window</i> .....	17
5.2.6 <i>Watch Window</i> .....	18
5.2.7 <i>Memory Window</i> .....	19
<b>6 TOOLS ICP .....</b>	<b>21</b>
6.1 INTRODUCTION .....	21
6.2 ICP USAGE .....	21
6.2.1 <i>Download Program into ICE Adapter</i> .....	22
6.2.2 <i>Update Target Chip</i> .....	26
<b>7 SPECIAL CONSIDERATIONS .....</b>	<b>27</b>
7.1 REGISTER DEFINITION FILES .....	27
7.2 ON-CHIP XRAM AND EXTERNAL DATA MEMORY .....	27
7.3 CODE OPTIMIZATION AND SOURCE-LEVEL DEBUG .....	28
7.4 SOURCE-LEVEL DEBUG PER FOR-LOOP .....	29
7.5 HARDWARE REQUIREMENTS FOR DEBUG .....	30

7.6 ERROR MESSAGE ..... 30

7.7 CONNECT THE ICE ADAPTER TO A HOST ..... 31

8 REVISE HISTORY .....32

9 CONTACTS .....33

CMOSTEK Confidential

# 1 Introduction

## 1.1 Features

- OCD is the abbreviation of On-Chip-Debug technology.
- The 8051-core controller of the CMT2380F17 is built-in with real-time debugging circuit.
- It supports the Independent two-pin serial interface with no occupation of system pins.
- It is compatible with Keil's 8051 IDE debugging simulation interface.
- It uses USB to connect the computer with the system.
- It supports powerful debugging actions such as reset, full speed execution, pause, single step execution.
- It provides programmable interrupt, supporting 4 interrupts insertion at the same time.
- Multiple powerful debugging windows are available: register/dDisassembly /watch variable/memory windows.

## 1.2 Description

The OCD ICE of CMT2380F17 is a powerful development tool applying On-Chip-Debug technology, supporting built-in real-time debugging function. While developing and debugging, users can embark on developing and debugging without preparing any development board or pin-conversion adapter as required by traditional 8051 ICE. Rather, users only need to reserve a 5-pin connector for the dedicated OCD interface with the 5 pins as VCC, OCD\_SDA, OCD\_SCL, RST, and GND.


In addition, its most sound feature is the ability to directly connect the user's system to the interface of Keil 8051 IDE software for debugging, and use directly the dScope-Debugger function of Keil IDE with inheriting all the advantages of Keil.

Notes:

1. *Keil* is a registered trademark of *Keil Elektronik GmbH and Keil Software, Inc.*, and *Keil 8051 IDE software* is a most commonly used software among development environments of 8051 embedded systems.

## 2 Hardware Configuration

To have debugging, users must connect the computer with the system through the ICE adapter, as shown in the figure below. The ICE adapter is powered by USB thus with no need to connect other power supplies for operating.



**Figure 1. Hardware Configuration**

OCD ICE interface pin No. arrangement is as follows.

**Table 2. OCD ICE Interface Pin No. Arrangement**

Part No.	Package	OCD_SCL	OCD_SDA	RST
CMT2380F17	QFN-40	16	17	15

## 3 Software Settings

This chapter introduces how to set the software before using OCD ICE.

### 3.1 Install ICE Adapter Driver

Users only need to plug the ICE adapter directly into any USB port with no need to install any driver.

### 3.2 Add CMT2380F17 Chip Type to Keil 8051 IDE

First of all, insert the ICE adapter into the USB port of the computer, and then execute the *Setup.exe* in the folder *CMT2380F16\_17\_OCD\_ICE\_v3.19.8.0* (note that the version number will change with version upgrade) to add the chip information of CMT2380F17 into Keil 8051 IDE, inclusive of Keil 8051 IDE  $\mu$ Vision2,  $\mu$ Vision3, or  $\mu$ Vision4 to Keil 8051 IDE.

After the Database Installer is opened, please follow the sequence below to complete the operation to add the chip type, as shown in the figure below.

Step 1: click the *Browse* button to specify the Keil installation folder, namely, to select the Keil IDE installation path on the target PC. (Generally the default Keil 8051 IDE installation path is "C:\KEIL".)

Step 2: click the *Install* button to start adding the CMT2380F17 chip type into Keil.

The diagram for installation process is as follows:




Figure 2. Add CMT2380F17 Chip Type to Keil 8051 IDE




Figure 3. Add CMT2380F17 Chip Type Successfully

## 4 Keil IDE Setup

Before using the dScope-Debugger function of Keil IDE, users need to have some related settings. Open the  $\mu$ Vision project to be debugged, right click the button inside the red circle in the below figure, then click the *Target Options* menu as shown in the below figure.




Figure 4. Keil IDE Setup

### 4.1 Device Settings

In the *Device* tab, select *CMOSTEK Device Database* and the target product model as shown in the below figure.




Figure 5. Device Settings

## 4.2 Target Settings

Tick on *Use on-chip ROM* and *Use on-chip XRAM* as shown in the figure below.




Figure 6. Target Settings



## 4.3 Output Settings

Tick on *Debug Information* as shown in the below figure to make sure an OMF file (Object Module Format) for source-level debugging being generated for ICE debug.





Figure 7. Output Settings

## 4.4 C51 Settings


Disable the code optimization by selecting *0: Constant folding* in textbox *Level*. Refer to Section 7.3 for more details.

Notes:

1. This setting is optional.

**Figure 8. C51 Settings**

To add the path of the folder containing files to be compiled, click the "..." button at the far right end of the *Include Paths* column in the window shown above. Add the file folder to be compiled according to current project folder.

**Figure 9. Folder Setup**

## 4.5 Debug Settings

Select *On-Chip-Debug Drive* and tick on *Load Application at Startup* as well as all the cache option related parameters as shown in the red rectangle in the figure below.




Figure 10. Debug Settings

## 4.6 Utilities Settings

Always tick off *Update Target before Debugging* as *Load Application at Startup* has been ticked on as described in Section 4.5. The driver displayed in *Use Target Driver for Flash Programming* may be different due to users' installation of different drivers. Users can select any item in the drop-down list of *Use Target Driver for Flash Programming* or just leave it empty.

Notes:

1. These settings are not applicable to  $\mu$ Vision2.




Figure 11. Utilities Settings

## 5 Start Debug

Users can start debug in µVision after the settings in chapter 2, 3 and 4 complete.

### 5.1 Start dScope-Debugger Function

When finishing project settings successfully, click *dScope* button to access the Keil IDE debug mode. When clicking *dScope* button, the user program will be downloaded into the CMT2380F17 as shown in the figure below, which will take some time.




Figure 12. Start dScope-Debugger Function

### 5.2 Debug Environment Introduction

Generally 4 basic windows are available in the debug environment including register window, disassembly window, variable watch window, and memory watch window, which are described as follows.

- Register window

This window shows the current register values (R0~R7), the system register values (A, B, SP, DTPR and the Program Counter) and the program status word (PSW). The blue background display of a register represents the register value now being changed by the instruction executed currently.

- Disassembly window

This window is opened by default when users access the debug mode. It shows the corresponding assembly code of the current program.

- Variable watch window

When *Locals* tab is selected, the window shows the local variables declared in the `main()` function. As for global variables, click Watch #1 or Watch #2, press <F2> key, then input the variable names to view them. The blue background display of a variable represents the variable value now being changed by the instruction executed currently.

- Memory watch window

This window shows the contents in the memory located in the data/idata/xdata/code memory space. The available commands includes d:0x00~d:0xFF, i:0x00~i:0xFF, x:0x0000~x:0xFFFF and c:0x0000~c:0xFFFF. Users can view contents of any of these 4 types of memory spaces by entering the corresponding command.




Figure 13. Debug Windows

### 5.2.1 Reset, Run, Stop, Step and Run-to-Cursor

*Reset, Run, Stop, Step and Run-to-Cursor* are the basic debug actions. Users can run these actions by clicking the short-cut buttons in the debugger GUI as shown in the figure below.




Figure 14. Reset, Run, Stop, Step and Run-to-Cursor

## 5.2.2 Source-Level Debug

Open the source file in *Files* tab to perform the source-level debug and return to the register window by clicking *Regs* tab if needed, as shown in the figure below.

## 5.2.3 Breakpoint Settings

It supports setting up to 4 breakpoints simultaneously during debugging.

- **Insert/remove breakpoint**

Move the cursor to an instruction line where users need have breakpoint operation, right click then select *Insert/Remove Breakpoint* to insert or remove the breakpoint as shown in the figure below.




Figure 15. Insert/remove Breakpoint

- **Enable/disable breakpoint**

Move the cursor to an instruction line, right click and then select *Enable/Disable Breakpoint* to enable or disable the breakpoint if this line already has a breakpoint inserted previously.




Figure 16. Enable/disable Breakpoint

## 5.2.4 View/Edit Contents of Peripheral Registers

Many peripheral related registers cannot be viewed in the register window. Rather, they can be viewed by selecting a specific peripheral item and ticking on the registers for view in the sub-menu as shown in the figure below.






Figure 17. View/Edit Contents of Peripheral Registers

## 5.2.5 Disassembly Window

Disassembly window displays the corresponding assembly code of the source-level code. To open this window, select **View** in the main menu, then select *Disassembly Window* in its sub-menu as shown in the figure below.




Figure 18. Disassembly Window

The maximized *Disassembly* window is shown in the figure below.




Figure 19. Maximized Disassembly Window

## 5.2.6 Watch Window

The watch window helps users to check either local variables or global variables as shown in the figure below.




Figure 20. Watch Window

To check global variables, click *Watch #1* or *#2*, then press <F2> key to enter the variable name.





Figure 21. Watch Window - Check Global Variables

## 5.2.7 Memory Window

To open this window, select *View* item in the main menu then select *Memory Window* in its sub-menu. The available commands are as follows.

1. d:0x00~d:0xFF is for data type memory view.
2. i:0x00~i:0xFF is for idata type memory view
3. x:0x0000~x:0xFFFF is for xdata type memory view
4. c:0x0000~c:0xFFFF is for code type memory view

Users can view the memory content of any of these 4 types by entering the corresponding command. Refer to Section 7.2 for more details of xdata type memory view.



### Figure 22. Memory Window

## 6 Tools ICP

### 6.1 Introduction

ICP (In-Circuit Programming) is a tool allowing users to update user programs and modify hardware settings without removing a chip from the product, through ICP software and ICE adapters. As user programs can be saved in non-volatile memory, it supports offline programming through the ICE adapter, with no need for PC connecting, well suiting application scenarios without computers.

### 6.2 ICP Usage

To open the ICP software, users need to go to the Keil installation folder \C51\INC\Cmostek\ and execute ICPProgrammer.exe.

Notes:

1. Please open the project and build it first, then ICP software can run correctly.




Figure 23. Run ICP Software

## 6.2.1 Download Program into ICE Adapter

Step 1, select chip model

This step can be skipped if users open ICP software by clicking on the toolbar. The ICP software will apply the MCU model used in the project automatically in this case.




Figure 24. Select MCU Part No

Step 2, click *load file* (as shown in the red rectangle in the below figure), select to load *AP file* or *IAP file*. Users can reload a file by repeating load file if needed. Please input file path when loading an IAP file. It supports HEX and BIN file formats.

If users click on the toolbar to open the ICP software, step 1 can be skipped over as the ICP software will load the program used in the project automatically.



Figure 25. Select AP/IAP Area

Step 3, click *Insert ISP Code* (as shown in the red rectangle in the below figure) to insert the ISP code provided by CMOSTEK or user-defined ISP code.

If users do not need to use the ISP function, skip step 3.




Figure 26. Insert ISP Code

#### Considerations:

1. After inserting the ISP code, the target chip (board) can support using ISP to update the user program (ie AP code). Let's take the CMT2380F17-EB evaluation board as an example. Since there is already a USB-to-UART chip on the board, users can update the AP code through the COM\_ISP software after the USB cable is well connected.
2. If the ISP code is not inserted during ICP programming, the target chip (board) does not support using ISP to update the user program.
3. The ISP code provided by the manufacturer is available on the chip when the CMT2380F17 is delivered. However, if the ISP code is not inserted when simulating, debugging or programming the chip using the ICP tool on the Keil platform, the ISP code on the target chip (board) will be erased.



Step 4, hardware settings.




Figure 27. Hardware Settings

Step 5, click *set offline mode* to download the data into the ICE adapter.

Please be noted that *set offline mode* (as shown in the red rectangle in the below figure) function can be used only when the ICE adapter is connected.




Figure 28. Set Offline Mode

## 6.2.2 Update Target Chip

The methods to update target chips are as follows.

Method 1, follow the step 1 to step 4 of *Download Program to ICE Adapter* in Section 6.2.1, then click *update target chip* for online update.

Method 2, follow the steps of *Download Program to ICE Adapter* in Section 6.2.1, then press *download* key on the ICE adapter for offline update.

## 7 Special Considerations

### 7.1 Register Definition Files

Register definition files *REG\_CMT2380F17.INC* and *REG\_CMT2380F17.H* define all Special Function Registers (SFRs) and bit-addressable control/status bits. They are installed in the default path of the Keil 8051 IDE software during the OCD ICE installation (see Chapter 2 for more details). Therefore, when using Keil for programming, users can include the register definition files by `$INCLUDE (REG_CMT2380F17.INC)` or `#include <REG_CMT2380F17.H>` with no need for copying the register definition files into users' project folders.

### 7.2 On-chip XRAM and External Data Memory

The CMT2380F17 provides on-chip XRAM (eXpanded RAM), which is accessed in the same way as the traditional external data memory. The size of on-chip XRAM in CMT2380F17 is 1024 bytes with an address range of 0x0000 to 0x03FF, which overlaps that of the external data memory. So, there must be a control bit applied to distinguish these two physical memories during access. The ERAM bit (bit-1 in register AUXR) plays this role. As the C51 compiler will not take care which physical memory a user wants to access, the user must manually clear this bit before accessing on-chip XRAM and set this bit before accessing external data memory. By default, this control bit is 0 after power on or chip reset for on-chip XRAM accessing.

The C51 compiler offers two different memory types for accessing external data: *xdata* and *pdata* (the *xdata* memory can locate the 64 kbytes external data memory while the *pdata* can locate the 256 bits data only). To view *xdata* or *pdata* directly in the Memory Window rather than in the Watch Window, users need to click XRAM in *Peripherals* menu then tick on *Display xdata from on-chip XRAM* or *Display xdata from external RAM* in the sub-window popped up, as shown in the figure below.




Figure 29. View Xdata or Pdata in Memory Window

The following example code shows how to use both on-chip XRAM and external memory in an application. Select *Display xdata from on-chip XRAM* to view G\_array1[ ], and select *Display xdata from external RAM* to view G\_array2[ ].

An example of using both on-chip XRAM and external RAM are as follows.

```
unsigned char xdata G_array1[512] _at_ 0x0000; // in 'xdata' space, will use on-chip XRAM

unsigned char xdata G_array2[512] _at_ 0x0000; // in 'xdata' space, will use ext. RAM
unsigned int i;

AUXR&=0xFD; //clear AUXR.1 for on-chip XRAM

for (i=0; i<512; i++)

    G_array1[i]=0x5A; // fill XRAM with 0x5A

AUXR|=0x02; //set AUXR.1 for external RAM

for (i=0; i<512; i++)

    G_array2[i]=0xA5; // fill ext. RAM with 0xA5
```

Please be noted that the linking warning listed below can be ignored. Although we intentionally define G\_array1 and G\_array2 in the same address space, the ERAM bit is applied to control switching between the different physical memory.

```
linking...
*** WARNING L6: XDATA SPACE MEMORY OVERLAP
    FROM: 0000H
    TO: 01FFH
```

### 7.3 Code Optimization and Source-Level Debug

As shown in the following source code, the C51 compiler will not generate any machine code for L\_var1=0x38 as it is followed by L\_var1=0xC7, which makes it a meaningless instruction. Due to code optimization, L\_var1=0x38 will be optimized out (ignored) unless the code optimization is disabled as described in Section 4.4.

```
unsigned char L_var1;

L_var1=0x38; // ! Note: this statement may be optimized out by the C51 compiler L_var1=0xC7;
```

It should be noticed that, during source-level debug, when executing this instruction, L\_var1 will not show 0x38 but a random number since there is no machine code for this instruction actually. Users should take notice of this.

As users may disable the compiler's code optimization for debug purpose sometimes, it should be noted that once the compiler's code optimization is disabled, there may be some linking errors which won't occur when the code optimization is enabled. For example, the below linking error message indicates the variables exceeding the MCU memory range. To make this error disappear, users need to enable the compiler's code optimization to let the compiler make more efficient use of the memory.

```
linking...
*** ERROR L107: ADDRESS SPACE OVERFLOW
SPACE:    DATA
SEGMENT:  ?DT?_VP_DISPLAYMODE?VP
LENGTH:   0001H
```

## 7.4 Source-Level Debug per For-loop

The following two instruction sets are exactly the same for the 8051 CPU to execute them. When performing step run in source-level debug, the first instruction set will not encounter problem, however running the second instruction set will take much long time, which may be caused by uncertain processing in the Keil debugger on such instructions. So, for step run, it is recommended to use the first instruction set instead of the second one before we get the clarification from Keil. Another way for debugging the second instruction set is, moving the cursor to line 2 and clicking *Run-to-Cursor* button to skip line 1.

Instruction 1:

Line1: for (i=0; i<16; i++)

{

Line2:     G\_array1[i]=i+0x60;

Line3:     }

Instruction 2:

Line1: for (i=0; i<16; i++)

        G\_array1[i]=i+0x60;

Line2: ...

Line3: ...

## 7.5 Hardware Requirements for Debug

There are two hardware requirements regarding to the dScope-Debugger mode.

- Requirement 1, the debugged chip must be in un-locked state

If a debugged chip is locked, the downloading of the user's application program in the dScope- Debugger mode will cause the chip to be erased, thus all the chip's hardware settings will be disabled, resulting in abnormal behaviors of the chip due to loss of original hardware settings. For example, for a locked chip with IAP configured, after accessing the dScope-Debugger and downloading the user's application program, its IAP setting will disappear, which may cause abnormal behaviors of the chip.

- Requirement 2, the ISP function of the debugged chip must be disabled

If the ISP function is enabled, the debugged chip will always boot from the ISP-memory and run the ISP program (e.g. ISP-code) instead of user program when receiving a reset command in the dScope-Debugger mode. Thus during debugging, the HWBS must be disabled to prevent ISP function execution.

Notes:

1. When application code debug completes, users can restore the original hardware settings using ICP Programmer.

## 7.6 Error Message

The error message, *Error - Target DLL has been cancelled. Debugger aborted!*, as shown in the below figure will display under the following conditions.

1. ICE adapter hardware fails.
2. Target MCU doesn't work, e.g. chip is not powered on or damaged.
3. Cable error or improper connection between ICE adapter and the target MCU.

Once the error message pops out, click *OK*. Then, check the above possible causes to solve the problem.



**Figure 30. Error Message**

## 7.7 Connect the ICE Adapter to a Host

The data transfer rate of the ICE adapter will be slowed down severely if it is connected to a host via a USB HUB. When debugging using dScope, users should plug the ICE adapter into the host's USB port directly to speed up the downloading, as shown in Figure 31. Please don't plug into a hub then connect to the host, as shown in Figure 32.




Figure 31. Plug Into Host's USB Port Directly




Figure 32. Don't Plug Into a USB Hub

## 8 Revise History

Figure 33. Revise History Records

Version No.	Chapter	Description	Date
0.8	All	Initial version	2021-11-26



## 9 Contacts

CMOSTEK Microelectronics Co., Ltd. Shenzhen Branch

Address: 30th floor of 8th Building, C Zone, Vanke Cloud City, Xili Sub-district, Nanshan, Shenzhen, GD, P.R. China

**Tel:** +86-755-83231427

**Post Code:** 518055

**Sales:** [sales@cmostek.com](mailto:sales@cmostek.com)

**Supports:** [support@cmostek.com](mailto:support@cmostek.com)

**Website:** [www.cmostek.com](http://www.cmostek.com)

**Copyright. CMOSTEK Microelectronics Co., Ltd. All rights are reserved.**

The information furnished by CMOSTEK is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of CMOSTEK and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of CMOSTEK. CMOSTEK products are not authorized for use as critical components in life support devices or systems without express written approval of CMOSTEK. The CMOSTEK logo is a registered trademark of CMOSTEK Microelectronics Co., Ltd. All other names are the property of their respective owners.