

CMT2186A

210-960 MHz OOK/ASK Transmitter SoC

MCU characteristic

- CPU Kernel
 - High performance single instruction cycle 1T-8051 Kernel
 - Supportsup to 26MHz (XOSC) or 24Mhz (HFOSC) operating frequency, with a maximum addressing efficiency of 20MIPS
 - Operating power consumption is 111uA/MHz
- Storage
 - 4-KB MTP Program storage, supports 10K Erase
 - 512-Byte XRAM and 256-Byte IRAM
 - 512-Bit EEPROM , supports 100 Thousands of times of erasure
- power supply
 - Power-on reset and low voltage detection
 - Built-in independent LDO Give CPU and digital circuit power supply
 - Built-in ultra-low power ULPLDO, in STOP Mode implementation
 - Retention of CPU/RAM/SFR/ some peripherals Function
- I/O
 - 11 / 9 Multi-function IO Pinout (SOP16 / SOP14)
 - Supports highly flexible peripheral function mapping
 - Support level change interrupt / wake-up
- Clock Source
 - Support high speed 26MHz XOSC (Crystal Oscillator)
 - Built-in high speed 24MHz HFOSC (± 1% RC Oscillator)
 - Built-in low power 32kHz LFOSC (± 1% RC Oscillator)
- On-chip debugging
 - CPU Built-in1-Wire Debugger Hardware Circuit
 - Support using Keil C51 Perform program online debugging
 - Support3 Hardware breakpoints, single-step debugging
- Peripherals
 - 1x UART
 - 1x SPI
 - 1x CDR (SingleLineRX Input clock recovery)
 - 1x WDT (independent hardware)
 - 1x Sleep Timer (32KHz LFOSC)
 - 2x 16 Simple timer
 - 2x 16 Bit Multi-Function Timer (3 Channel PWM/CCP)
 - 2x Analog Comparator
- Code Security
 - Burning serial port and single-line debugging interface

Sub-1G Transmitter module characteristics

- Operating frequency: 210 960MHz
- Debug mode: OOK / ASK
- Data Rate: 0.5–40kbps (OOK)
- Output power: +13dBm (Max.)
- Working current: 24mA @+13dBm , 433.92MHz CW
- Single-ended high efficiency Class E High frequency transmitting PA
- PA Ramping Slope is variable depending on rate

Working conditions

- -40 To85 °C temperature range
- 1.8 to 3.6 V Operating voltage range

application

- Garage door remote control
- Remote access control system
- Consumer wireless remote control
- Smart Home
- Home Security
- Active RFID Label
- Wireless Sensor Networks
- WM-Bus T1 model

Ordering Information

Orabining innormation		
model	Encapsulation	MOQ
CMT2186A-ESR16	SOP16, T&R	3,000 pcs
CMT2186A-ESR14	SOP14, T&R	3,000 pcs



SOP- 14 8.65 x 6 x 1.75 mm



SOP-16

9.9 x 6 x 1.75 mm

Introduction

CMT2186A It is an embedded enhanced 1T-8051 Low power consumption of the core Sub-1G Wireless transmitter SoC , supports 210 \sim 960 MHz , OOK / ASK Modulation modulation wireless transmission function. The chip has a built-in efficient single-ended PA with an adjustable output power range of 0 \sim +13dBm , +13dBm Only 24mA is required when transmitting . MCU Program in 4 KB MTP — The ultra-low power ULPLDO Support chip in STOP Mode Save CPU Status, RAM data, and configuration register data. Users can use the dedicated 1-WIRE Debugger and KEIL51 Software, download the target debugging code directly to MTP Run in MTP for online simulation. There is a dedicated area for burning 64 1-bit serial number (ID) , very suitable for remote control or active RFID where the transmitted information needs to be encrypted The chip supports switching of main frequency clock source, and the system uses the built-in 24MHz by default . HFOSC starts, and according to the MTP burning configuration, it is optional to switch to a more accurate external 26MHz XOSC As the system main frequency clock source. Built-in low power RC The 32kHz LFOSC oscillator allows the MCU Perform low power consumption timer wake-up. HFOSC and LFOSC Calibrated at the factory to achieve an accuracy of \pm 1% , and can also be adjusted during user use by calling the API The function accesses the correction circuit module for correction.



Caution! ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.

statement

- Shenzhen Huapu Microelectronics Co., Ltd. (hereinafter referred to as Huapu Micro or Huapu) reserves the right to modify this document without
 prior notice. Huapu Micro believes that the information provided is accurate and reliable. This document information is published in 2024 Year 9
 When actually designing for production, please refer to the latest data sheets and other related materials for the latest specifications of our
 products.
- Huapuwei owns the intellectual property rights including copyright of this manual, which is protected by law. Without the prior written permission
 of our company, no unit or individual may copy, modify, transcribe, disseminate, etc. this manual in any way or for any reason. Our company is
 not responsible for any errors in the content published in this document.
- Huapu Micro is not responsible for any infringement of third-party patents, copyrights and other intellectual property rights caused by the use of our company's products listed in this document. The content published in this document should not be regarded as any express or implied permission and authorization of Huapu Micro to the patents, copyrights and other intellectual property rights owned by other companies or individuals.
- The circuits, software and related information in this document are only used to illustrate the operation and application examples of semiconductor products. Users shall be responsible for applying the circuits, software and related information in this document in equipment design. Huapu Micro is not responsible for any losses caused by the user or others due to the use of the above circuits, software and related information.
- In addition, Huapuwei's products are not recommended for use in life-related equipment and systems. Huapuwei does not assume any responsibility for losses caused by equipment or system malfunction when using this device.
- Although our company is committed to improving the quality and reliability of semiconductor products, users should know and agree that we
 cannot completely eliminate the possibility of product defects. In order to minimize the risk of damage to people and property (including death)
 caused by failure of our semiconductor products, users must adopt necessary safety measures in their designs, such as redundancy, fire
 prevention and fault prevention.

1 Electrical Characteristics

Unless otherwise stated, all electrical performance parameters are obtained by using the evaluation board CMT2186A - EM Rev 00 1 and tested under the following conditions: VDD = 3.3V, TOP = 25° C , FRF = 433.92MHz , matched to 50Ω impedance antenna, output +10dBm power.

1.1 Recommended operating conditions

Table1-1. Recommended operating conditions

parameter	symbol	Test conditions	Minimum	typical	maximum	unit
Operating digital supply voltage	V DVDD	Temperature range -40 ° C to +85 ° C	1.8		3.6	V
Operating RF power supply	V AVDD	Temperature range -40 ° C to +85 ° C	1.8		3.6	V
voltage						
System main clock frequency	fSYSCLK			twenty four	26	MHz
Operating temperature	TOP		-40		+ 85	$^{\circ}$
Supply voltage slope			1			mV/us

1.2 Absolute Maximum Ratings

Table1-2 . Absolute Maximum Ratings [1]

parameter	symbol	Test conditions	Minimum	typical	maximum	unit
DVDD Supply voltage	V DVDDMAX		- 0.3		3.6	V
AVDD Supply voltage	V AVDDMAX		- 0.3		3.6	٧
Interface voltage	V PIN		- 0.3		VDD +0.3	V
Junction temperature	T JMAX		- 40		125	$^{\circ}$ C
Storage temperature	TS		- 50		150	$^{\circ}$ C
Soldering temperature	TSDR	Lasts at least 30 Second			255	°C
ESD Level [2]	V ESD	Human Body Model (HBM)	- 2		2	kV
Latch-up Current	ILATCH	@ 85 °C	- 100		100	mA
EachI/O Input Current	LIOMAY	Source		3.0		mA
	IOMAX	Sink		3.7		mA

Remark:

- 1. Exceeding the " Absolute Maximum Ratings " may cause permanent damage to the device. This value is a stress rating and does not mean that the device functions are affected under this stress condition, but exposure to the absolute maximum rating conditions for a long time may affect the device reliability.
- 2. CMT2186A It is a high-performance RF integrated circuit. Please pay attention to ESD when operating and assembling this chip. protection.

1.3 Reset and supply voltage detection

Table1-3 . Supply voltage detection characteristics

parameter	symbol	Test conditions	Minimum	typical	maximum	unit
POR Power-on release delay	t RST	V VDD > V POR , Supply voltage <100 us Rising to V POR		10		us
POR power-on release voltage	V POR	VDD Voltage rise		1.8		V
threshold						
BOR Reset voltage threshold	V BOR		1.64			٧
LBD voltage detection range	V LBD	The step is 200 mV	1.45		4.45	V
Battery Sensor Circuit Settling Time	t STAB			5		us
RSTn Pin reset delay	RST			5		ns

Remark:

1.4 Wake-up time

Table 1-4. Wake-up time

parameter	symbol	Test conditions	Minimum	typical	maximum	unit
IDLE Mode wake-up time	t IDLEWK	The main frequency is 24MHz HFOSC	2		3	SYSCLKs
STOP Mode wake-up time	t STOPWK	The main frequency is 24MHz HFOSC		180		us

Remark:

1.5 Transmitter module specifications

Table 1-5. Transmitter specifications

parameter	symbol	Test conditions	Minimum	typical	maximum	unit
Frequency range	F RF	HkDJ Access to 26MHz crystal oscillator	210		480	MHz
	FKF	-	630		960	MHz
Data rate	DR	ООК	0.5		40	kbps
Output power range	P OUT	Single- ended PA model	0		+13	dBm
Output power step	P STEP			1		dB
Transmitter lock time [1]	T PLL	API Fundion tx_sym_prepare_for_transmission		620		uS
(Startup time)		Execution time				
OOK Emission current [3]	IDD - 4340	0dBm		6.5		mA
	100 - 4040	+5dBm		7.2		mA

^{1.} The indicator is based on the average of two measurements .

^{1.} STOP This mode is equivalent to sleep mode, and the wake-up time is mainly consumed in starting the internal power supply and clock.

parameter	symbol	Test conditions	Minimu	typical	maximu	unit
			m		m	
		+7dBm		7.8		mA
		+10dBm		8.5		mA
		+13dBm		12.0		mA
		0dBm		8.1		mA
	IDD 0600	+5dBm		12.1		mA
	IDD - 868O	+7dBm		12.5		mA
		+10dBm		15.8		mA
		+13dBm		23.6		mA
		100kHz Frequency offset		80		dBc/Hz
	DN 404	200kHz Frequency offset		82		dBc/Hz
Phase Noise	PN 434	400kHz Frequency offset		97		dBc/Hz
		600kHz Frequency offset		100		dBc/Hz
		1.2MHz Frequency offset		105		dBc/Hz
		100kHz Frequency offset		72		dBc/Hz
	DN 000	200kHz Frequency offset		77		dBc/Hz
	PN 868	400kHz Frequency offset		91		dBc/Hz
		600kHz Frequency offset		93		dBc/Hz
		1.2MHz Frequency offset		98		dBc/Hz
	H2 315	2 Subharmonic @630MHz , +13dBm		< - 45		dBm
	H3 315	3 Subharmonic @945MHz , +13dBm		< - 45		dBm
Harmonic output	H2 434	2 Subharmonic @868MHz , +13dBm		< - 45		dBm
	H3 434	3 Subharmonic @1302MHz , +13dBm		< - 45		dBm
	H2 868	2 Subharmonic @1736MHz , +13dBm		< - 36		dBm
	H3 868	3 Subharmonic @2604MHz , +13dBm		< - 36		dBm
	H2 915	2 Subharmonic @1830MHz , +13dBm		< - 36		dBm
	H3 915	3 Subharmonic @2745MHz , +13dBm		< - 36		dBm
OOK Adjusting the extinction ratio				60		dB
Bandwidth occupied	OBW 315	-20dBc Bandwidth, RBW = 1kHz , SR = 1.2kbps		6		kHz
	OBW 434	-20dBc Bandwidth. RBW = 1kHz , SR = 1.2kbps		7		kHz

Remark:

- [1] This item already includes the crystal startup time.
- $\hbox{$[2]$. $ \textbf{hd.cirg}$ 8051 Core Current, HFOSC Using internal 24MHz High-speed RC as a clock source.} \\$
- [3] Baseband data 50% high and low duty cycle.

1.6 Oscillator

Table 1-6. Oscillator specifications

type	parameter	symbol	Test conditions	Minimum	typical	maximum	parameter
	Crystal frequency [1]	F			26		MHz
High frequency crystal oscillator XOSC	Frequency accuracy [2]				±20	_	ppm
	Load Capacitance	C HX- LOAD			15		pF
	Equivalent resistance	R HX- ESR				60	Ω
	Startup time [3]	tHX			400		us
Internal high frequency RC oscillator	RC Oscillation	F HF_RC		3	twenty four	twenty four	MHz
HFOSC	frequency					1001	
	Frequency accuracy [4]				1		%
Internal32KHz RC Oscillator	Oscillator frequency	F LP_RC			32		kHz
LFOSC	Frequency accuracy [4]				1		%

Remark:

MTP characteristic

Table 1-7 . MTP Specification

parameter	symbol	Test conditions	Minimum	typical	maximum	parameter
Burning voltage	V PROG		3.0		3.6	V
Burning time	T PROG	1 Ward(4 bytes), the clock is 24MHz	20.8		37.5	us
Erase Time	T ERASE	1 Page, clock is 24MHz	10.4		18.8	ms
Reading time	T READ	1 Word (4 bytes), the clock is 24MHz 2.0V ≤ DVDD < 2.4V		41.7		ns
. 10		1 Word (4 bytes), the clock is 24MHz 2.4V ≤ DVDD < 3.6V		125		ns
Maximum number of erase	EC MTP		10K			cycles
times						
Data retention period	RET MTP	@+85 ℃		10		years

CMT2186A The XTAL can be driven directly by an external reference clock through a coupling capacitor The pin works. The peak-to-peak value of the external clock signal is required to be between 0.3 and 0.7V.
 This value includes initial error, crystal loading, aging and changes with temperature. The acceptable crystal frequency error is limited by the bandwidth of the receiver and the RF frequency deviation between the transmitter and receiver.

^{[3] .} This parameter is largely crystal dependent.

^{[4].} Frequency accuracy is a calibrated indicator and is related to environmental factors. Users can actively call relevant calibration API functions for active calibration.

^{1.} MTP The program space capacity is 1K x 32 , 24 MHz The maximum throughput under the clock is 96MByte/S. The chip integrates the instruction cache circuit, which stores 32 bits of the current address after each read. Convert the bit contents to 4 Article 8 The instructions are sent to 8051 step by step. Kernel, the actual addressing efficiency depends on the cache hit rate and the program code itself, which is about 20MIPS.

^{2.} The chip will detect DVDD in real time Voltage, when lower than 2.4V When, as the current MCU Clock (forMTP addressing) is greater than or equal to 8MHz it will automatically

parameter	symbol	Test conditions	Minimum	typical	maximu	paramete	
					m	r	

Automatically reduce MTP The reading time of this function does not require user intervention, and its effect is lower than 2.4V Post-MCU The execution efficiency will be reduced.

1.8 EEPROM characteristic

Table 1-8 . EEPROM Specification

parameter	symbol	Test conditions	Minimum	typical	maximum	parameter
Erase time	tEE - WR	Callingeeprom_write_words Operation [1]		14		ms/unit
		Calleeprom_set_dec_count Operation [2]		42		ms
Burn times		Callingeeprom_write_words Operation [1]	10,000	100,000		cycles
		Calleeprom_set_dec_count Operation [2]		1,000,000		cycles

Remark:

Storage unit, that is, each unit For2 Bytes;

[2] Internal EEPROM Througheeprom_set_dec_count (API To enhance the erase mode, the operation process adds a " balanced Gray code " algorithm to ensure that the storage field of the operation can support 1,000,000 The above erase and write operations. It should be noted that this function fixedly operates 3 units, that is, the field

Occupancy6 Bytes, and the write value and read value are only 22 lower bits The data is valid.

1.9 Comparator Characteristics

Table 1-9. Comparator characteristics

parameter	symbol	Test conditions	Minimum	typical	maximum	unit
Operating voltage	VDD		1.8	3.0	3.6	V
Working current	I COMP			75		μA
Input voltage range	V in_range		0		Vdd	
Input offset voltage	Vos			1.4	4.2	mV
Hysteresis	V HYST			0		mV
Response time	T Delay_RISE	Output low to high		<1		us
	T Delay_FALL	Output high to low		<1		us
Common Mode Rejection Ratio			55			dB
Remark:			,		,	

1.10 DC Characteristics

Table1-10 . DC characteristics @3.3V , 25 $^{\circ}\mathrm{C}$

parameter	symbol	Test conditions	Minimum	typical	maximum	unit
		Main frequency = 26 MHz , XOSC		97		uA/MHz
Normal model	I NORMAL	Main frequency = 24 MHz , HFOSC		111		uA/MHz
		Main frequency = 3.25 MHz , XOSC		460		uA/MHz
		Main frequency = 3 MHz , HFOSC		568		uA/MHz
		Main frequency = 26 MHz , XOSC		75		uA/MHz
IDLE model	IDLE	Main frequency = 24 MHz , HFOSC		89		uA/MHz
		Main frequency = 3.25 MHz , XOSC		426		uA/MHz
		Main frequency = 3 MHz , HFOSC		534		uA/MHz
STOP model	ISTOP	Tum on the sleep timer and LFOSC		2.2		uA
SDN model	ISDN			0.8		uA

Remark:

1.11 AC Characteristics

Table 1-12 . AC characteristics

parameter	symbol	Test conditions	Minimum	Typical Value	Maximum	unit
High level output	V	Load 1KΩ, VDD = 3.3V	VDD -0.4			V
Low level output	V OL	Load 1KΩ, VDD = 3.3V			0.4	V
High level input	VI	VDD = 3.3V		0.7*VDD		V
		VDD = 2.0V		0.7*VDD		V
Low level input	VIL	VDD = 3.3V		0.2*VDD		V
Zon lovel impac		VDD = 2.0V		0.2*VDD		V
Port leakage current	ILKG	VDD = 2.0V – 3.6V		TBD		nA
Remark:						

^{[1] .} The test program runs the While ($\bf 1$) loop, GPIO Without any load.

1.12 Typical performance of high frequency transmission





Figure1-1 . Phase noise F RF = 868MHz, P OUT = +13dBm, Unmodulated



Fgue1-2. Output power versus power supply voltage F RF = 433.92MHz, POUT = +13dBm

2 Pin Description

2.1 CMT2186A-ESR16 Pin Definition




Figure 2-1. CMT2186A-ESR 16 Pin Assignment Table

2-1 . CMT2186-ESR16 Package Pin Description

管脚	名称		管脚属性	功能说明				
	COMP V2 / D4	10	D4	GPIO4,通用 GPIO 之一				
1	COMP_V3 / D4	Α	COMP_V3	模拟比较器输入源 V3				
2	DVDD		Α	数字和部分模拟电路电源供电输入				
	COMP VALDO	10	D2	GPIO2,通用 GPIO 之一				
3	COMP_V1/D2	Α	COMP_V1	模拟比较器输入源 V1				
4	D1		IO	GPIO1,通用 GPIO 之一				
5	XTAL		Α	晶体输入脚,连接 26MHz 晶体到 GND				
6	6 RSTn/D0		D0	GPIO0,通用 GPIO 之一				
0			RSTn	全局复位输入,低有效				
7	AVDD		Α	模拟射频电源供电输入				
8	GND		Α	电源地				
9	TX		Α	单端 PA 射频输出				
10	COMP V2 / D2	Ю	D3	GPIO3,通用 GPIO 之一				
10	COMP_V2 / D3	Α	COMP_V2	模拟比较器输入源 V2				
		IO	D6	GPIO6,通用 GPIO 之一				
11	11 D6/COMP0_OUT/S3S_CSB		COMP0_OUT	比较器 0 的输出				
			S3S_CSB	S3S 烧录接口的 CSB 片选输入				
12	D11/COMD1 OUT	Ю	D11	GPIO11,通用 GPIO 之一				
12	D11/COMP1_OUT	Α	COMP1_OUT	比较器 1 的输出				

	10		Functional Description	
	Ю	D10	GPIO10, general purpose GPIO one	
13 D10/COMP0_OUT/1- WIRE	Α	COMP0_OUT	Comparator 0 Output	
	Ю	1- WIRE	Chip single-line debugging line	
		D8	GPIO8 , one of the general GPIOs	
14 D8/COMP0_OUT/S3S_SDA	Α	COMP0_OUT	Comparator 0 Output	
	Ю	S3S_SDA	S3S SDA data input / output of the burning interface	
	Ю	D7	GPIO7 , one of the general GPIOs	
D7/COMP1_OUT/S3S_SCL	Α	COMP1_OUT	Comparator 1 Output	
	Ю	S3S_SCL	SCL of S3S programming interface Clock Input	
D5 / COMP V//	Ю	D5	GPIO5 , one of the general GPIOs	
16 D5 / COMP_V4	Α	COMP_V4	Analog comparator input source V4	
)	7/COMP1_OUT/S3S_SCL D5 / COMP_V4	IO	IO	




Figure 2-2. CMT2186A-ESR14 pin arrangement Table

2-2 . CMT2186A-ESR14 Package Pin Description

Pins	name	Pin properties		Functional Description
1	DVDD	A		Power supply input for digital and some analog circuits
2	COMP V1/D2	IO D2		GPIO2 , one of the general GPIOs
_	30W _V 1/32	Α	COMP0_N	Comparator 0 Negative input
3	D1	Ю		GPIO1 , one of the general GPIOs
4	XTAL	A		Crystal input pin, connect 26MHz Crystal to GND
5	RSTn/D0	Ю	D0	GPIO0 , one of the general GPIOs
	3 1311/100		RSTn	Global reset input, active low

Pins	name		Pin properties	Functional Description	
6	AVDD		Α	Analog RF power supply input	
7	GND		Α	Power Ground	
8	TX		Α	Single-ended PARF Output	
9	COMP_V2/D3	Ю	D3	GPIO3 , one of the general GPIOs	
9	CONIF_V2/D3	А	COMP0_P	Comparator 0 Positive input	
		Ю	D6	GPIO6 , one of the general GPIOs	
10	D6/COMP0_OUT/S3S_CSB	А	COMP0_OUT	Comparator 0 Output	
		Ю	S3S_CSB	CSB chip select input of S3S programming interface	
11	D11/COMP1 OUT	Ю	D11	GPIO11, general purpose GPIO one	
11	D11/COMP1_001	А	COMP1_OUT	Comparator 1 Output	
		Ю	D10	GPIO10 , general purpose GPIO one	
12	D10/COMP0_OUT/1- WIRE	А	COMP0_OUT	Comparator 0 Output	
		Ю	1- WIRE	Chip single-line debugging line	
		Ю	D8	GPIO8 , one of the general GPIOs	
13	D8/COMP0_OUT/S3S_SDA	Α	COMP0_OUT	Comparator 0 Output	
		Ю	S3S_SDA	S3S SDA data input / output of the burning interface	
		Ю	D7	GPIO7 , one of the general GPIOs	
14	D7/COMP1_OUT/S3S_SCL	А	COMP1_OUT	Comparator 1 Output	
		Ю	S3S_SCL	SCL of S3S programming interface Clock Input	

3 Typical reference design

3.1 Sub-1G SingleendedPA Output reference design




Figure 3-1. CMT2186A single-ended PA output reference

schematic Figure 3-1. CMT2186A Single-endedPA Output matches

reference BOM

Label	illustrate	315MHz	434MHz	868MHz	915MHz	unit	supplier
U1	CMT2186A		-	-	CMOSTEK		
X1	±20 ppm, SMD3225 mm, Crystal		2	26		MHz	EPSON
L1	±10 %, 0603 Multilayer Inductor	220	180	100	100	nH	Sunlord LQG18
L2	±10 %, 0603 Multilayer Inductor	75	39	12	10	nH	Sunlord LQG18
L3	±10 %, 0603 Multilayer Inductor	75	39	10	5.6	nH	Sunlord LQG18
L4	±10 %, 0603 Multilayer Inductor	56	47	8.2	8.2	nH	Sunlord LQG18
C1	±0.25 pF, 0402 NP0, 50 V	33	15	4.7	4.7	pF	-
C2	±0.25 pF, 0402 NP0, 50 V	3.6	5.6	5.6	4.3	pF	-
C3	±0.25 pF, 0402 NP0, 50 V	5.6	4.7	2.2	2.2	pF	-
C4	±20%, 0402, NP0, 50 V	NC	3.3	NC	NC	pF	-
C5	±20%, 0402 X7R, 25 V		1	00		nF	
C7	±20%, 0402 X7R, 25 V	470				pF	
D1	XE5D5VB , ESD Protection diode						
D3	XE5D5VB , ESD Protection diode						

4 Function Introduction

CMT2186A Is a built-in Sub-1GHz OOK / ASK Transmitter high performance 8051 SoC , user program burned in 4K Bytes MTP and can run at up to 26MHz The chip is suitable for the frequency band 210 \sim 960MHz Low-power wireless transmission applications, which integrate the following core modules:

- MTP- based High-performance 8051 with 1-Wire Online debugging circuit;
- Rich digital and analog peripheral resources;




Figure4-1 . System Block Diagram

(Note: D0, 1, 2 in this diagram generally refers to GPIO, GPIO The quantity varies according to the package.)

4.1 High performance 1T-8051

CMT2186A Embedded enhanced 1T-8051, single cycle operation instruction, fully compatible with MCS-51 Instruction set, addressing efficiency can reach up to 20 MIPS

The CPU has a built-in1 -Wire interface online debugging hardware module, which can be connected to the PCKeil debugger through the debugger C51 software for online debugging.

4.2 Storage

The chip has an MTP (non-volatile storage) for storing user code. The code is directly stored in the MTP MTP Support 10K Repeated erasing and burning. User code space is 4K Byte , address range is 0x0000 - 0x0FFF . MTP There is an independent block of size 512 Byte , specially used for burning chip configuration and ID The area is only accessible by the chip programmer and cannot be accessed by the user program. The programmed 64- Byte ID will be copied to the SFR register in the Always-ON area when the power is turned on .




Figure4-2 . MTP Address Map

There are 256 Bytes IRAM As internal data storage, there are 2 Page of SFRs As registers for configuring and controlling chip operation . SFR The page switching is done by accessing SFR Address 0xFF Bit 0 There are 512 Bytes XRAM As data storage, the address range is 0x0000 - 0x01FF .

AON SFR is not directly mapped to the address range in the figure below. Users can access AON SFR indirectly by operating SFR Page 0 or Page 1 AON_ADDR, AON_WDATA, AON_RDATA This is done using three port registers.

The film also provides 512 bits EEPROM As important data power-off storage, users can use SFR Register access, erase and write times are 100

If the user wants to increase the erase and write times to 300 Ten thousand times, relevant APIs can be called For details, please refer to AN.




Figure 4-3 . IRAM , SFR and XRAM Address map of

4.3 Working Mode

CMT 2 1 86 A have 2 A power supply pin, AVD D Responsible for supplying power to the internal RF circuit, D V D D Responsible for A I w ays - On The digital modules and analog modules other than RF are powered. Most of the digital modules work on the built-inD L DO Next, inS T O P You can switch toU L P L DO The MCU can be powered up to achieve low leakage retention mode . For digital and analog peripherals, users can shut them down when not in use and independently shut down the clock gating of peripherals to save more power.

Table4-1 . CMT2186A Working Mode

Working Mode	Detailed Description	Entry method	Wake-up source
Normal	Normal working status	Automatically enter after power on after user program is burned	none
IDLE	 DLDO Open System clock (HFOSC orXOSC) to turn on CPU Nuclear Pause Peripheral work 	Setting up PCONIDLE in the register Bit	I/O Level Change Comparator Output
STOP (Retention)	 ULPLDO Open System clock (HFOSC orXOSC) off CPU Core, all storage, and peripheral configuration and state preservation LFOSC Always- On Module and Comparator Operation GPIO Status remains unchanged 	Setthe STOP bit in the PCON register Setting AON_SFR_03 In the register SLEEP Bit	I/O Level Change Comparator output toggles when sleep timer times out

Working Mode	Detailed Description	Entry method	Wake-up source
SDN	 ULPLDO closure System clock (HFOSC orXOSC) off CPU The core, all memory, and peripheral state and configuration are lost LFOSC Off, Always-On Module and comparator off GPIO Status remains unchanged 	1. Setting AON_SFR_04 In the register PD_LFOSC bittums off LFOSC 2. Setting HV_SFR_02 In the register TIMER_SLEEP_EN Turn off the sleep timer 3. SettingupPCON STOP Bit 4. SettingAON_SFR_03 SLEEP Bit	Power-On Reset RSTn Pin reset

4.4 STOP Retention in mode Function

ultra-low power ULPLDO is integrated in the chip . Enter STOP In the Retention mode, a stable voltage is provided to save the working state of the chip, which is called Retention Function. Retention Mode allows the chip to be in STOP After waking up, it can immediately resume work from the previous state without having to re-execute the program. mode, all RAM All data is saved; MTP and EEPROM The data can be saved when power is off.

Table4-2 . CMT2186A AtSTOP Storage content saved in mode

Storage Name	Save data	Power supply
MTP	√	Power off save
EEPROM	V	Power off save
IRAM	V	ULPLDO
XRAM	√	ULPLDO

In Retention In this mode, the power-on reset (POR) and real-time voltage monitoring (Power The following lists whether all functional modules save SFR Configuration and working status, whether it can work, and its corresponding power supply method. For modules that only save the configuration and lose the working status, the chip switches from STOP to After waking up, the user does not need to reconfigure the SFR of the module, the module will start working from the beginning, and the behavior is similar to the module being automatically reset.

Table4-3 . CMT2186A AtSTOP Save the content of each functional module

Module Name	Save Configuration	Save work status	Can I work?	Power supply
Watch Dog Timer	√	V	√	DVDD
Sleep Timer	√	√	√	DVDD
Key Scan	√	√	√	DVDD
Comparator 0	√	√	√	DVDD
Comparator 1	√	√	√	DVDD
UID & CFG register	V	V	×	DVDD
IO Configuration and Status	V	V	×	DVDD

Module Name	Save Configuration	Save work status	Can I work?	Power supply
1T-8051 Kernel	√	V	×	ULPLDO
Timer 0	√	√	×	ULPLDO
Timer 1	√	1	×	ULPLDO
UART	√	1	×	ULPLDO
Port 0	√	1	×	ULPLDO
Port 1	√	1	×	ULPLDO
SPI	√	×	×	ULPLDO
Timer A	V	×	×	ULPLDO
Timer B	√	×	×	ULPLDO
CDR	√	×	×	ULPLDO
Sub-1G Transmitter	V	×	×	ULPLDO
LBD	√	×	×	Power outage
1-Wire Debug	×	×	×	Power outage

4.5 vo

Table2-1 and Table 2-2 list the function mapping of all I/Os of CMT2186A. The external reset pin RSTn is multiplexed withD0. Users can set AON_SFR_07 TheRST_IN_EN bit of the register is set to 0 to shield the external reset. All GPIOs have 2 levels of drive capability that can be configured uniformly. Each GPIO can be mapped to Port0, Port1, or multiple digital peripherals. For details, please refer to the user manual.

For burning MTP S3S interface, and 1-Wire for in-circuit debugging interface, only on chip after power-on reset is released 6 ms effective within 6 ms If S3S is detected The command will enter MTP Burn mode; if 1-Wire is detected If the debug start command is received, the chip will enter the online debug mode; if no command is detected, the chip will enter the normal working mode. After the mode, all I/O The status before entering STOP mode will be maintained and remain unchanged.

4.6 clock

The system supports switching the main frequency clock source, and the built-in 24MHz is used by default. HFOSC Start, according to MTP The programming configuration can choose whether to switch to a more accurate external 26MHz XOSC As the system main frequency clock source. Built-in low power RC Oscillator 32kHz LFOSC Allows MCU Perform low power consumption timed wake-up.

HFOSC The LFOSC and LFOSC are calibrated at the factory to achieve an accuracy of \pm 1%. During use, users can also access the calibration circuit module by calling the API function. Each peripheral has an independent clock gating. When the relevant peripheral is not in use, the user can configure the SFR to turn off clock gating to further save power.

4.7 Reset Source

Chip reset can restore the entire system to its initial state, restart and calibrate internal modules, and the program will be Address 0x0000 Restart execution. CMT2186A supports the following 4 reset sources:

- Power-On Reset (POR)
- External pin reset RSTn
- VDD power supply monitor reset
- Watchdog reset

4.8 Digital and analog peripherals

In terms of digital peripherals, the chip provides one UART, one SPI, an independent watchdog, a sleep timer, two 16 Bit simple timer, two 16 bit multi-function timer (supports 3 Capture / Comparator and PWM output) and one for single-bit I/O Input (usually the demodulated signal of a wireless receiver) for clock recovery CDR. Analog peripherals include 2 The MCU also includes an independent comparator and a low voltage detection (LBD) module, which is used to compensate the power of wireless transmission.

4.9 Sub-1G Single transmitter

CMT2186A Integrated high-performance Sub-1G Single transmitter, using high efficiency single-ended Class E- frame PA, the transmit power can reach +13dBm, and the current consumption is only 24mA. The transmitter supports OOK / ASK Modulation mode, and using fractional frequency phase-locked loop technology, only 1 external 26MHz

Crystal oscillator can cover most of the commonly used frequency bands from 210 to 960MHz.

5 Ordering Information

Table 5-1 . CMT 2186A Ordering Information

Product Model	describe	Encapsulation	Package	Operating conditions	Minimum Order Quantity (integer multiple)
CMT2186A-ESR16	210-960MHz TransmitterSoC	SOP16	T&R	1.8 to 3.6V -40 to 85 ℃	3,000
CMT2186A-ESR14	210-960MHz TransmitterSoC	SOP14	T&R	1.8 to 3.6V -40 to 85 ℃	3,000

Remark:

For more information on our products and product lines, please visit $\underline{\text{www.hoperf.cn}}$.

For purchase or price inquiries, please contact <u>sales@hoperf.com</u> or your local sales representative.

[&]quot;E " stands for extended industrial product grade, which supports the temperature range from -40 to +85 $^{\circ}\mathrm{C}$.

[&]quot;S" standsforSOP Package type.

[&]quot;R" stands for Tape and Reel type, the minimum order quantity (MOQ) is3,000 piece.

6 Package Outline

6.1 CMT2186A-ESR14 Encapsulation




Figure6-1 . SOP14 Package size chart

6-1. SOP14 package size

symbol	Dimensions (mm)			
	Minimum	Typical Value	Maximum	
A		-	1.75	
A1	0.05	-	0.225	
A2	1.30	1.40	1.50	
A3	0.60	0.65	0.70	
b	0.39	-	0.48	
С	0.21	-	0.26	
D	8.45	8.65	8.85	
E	5.80	6.00	6.20	
E1	3.70	3.90	4.10	
е	1.27 BSC			
h	0.25	-	0.50	
L	0.30	-	0.60	
L1	1.05 BSC			
θ	0	-	8°	

6.2 CMT2186A-ESR16 Encapsulation




Figure6-2 . SOP16 Package size chart

6-2. SOP16 package size

conform to	Dimensions (mm)			
	Minimum	Typical Value	Maximum	
Α		-	1.75	
A1	0.05	-	0.225	
A2	1.30	1.40	1.50	
A3	0.60	0.65	0.70	
b	0.39	-	0.48	
С	0.21	-	0.26	
d	9.70	9.90	10.10	
E	5.80	6.00	6.20	
E1	3.70	3.90	4.10	
е	1.27 BSc			
h	0.25	-	0.50	
L	0.50	-	0.80	
L1	1.05 BSC			
θ	0	-	8°	

7 Top screen printing



Figure 7-1 . CMT2186A Top screen printing

Table7-1 . CMT2186A Top screen printing instructions

Silk screen printing method	laser
Pin1 mark	Circle diameter = 1 mm
Font size	Height0.6 mm,right aligned; width0.4mm
First line of silk screen	CMT2186A,representative model CMT2186A
Second line of silk screen	YYWW It is the date code set by the packaging factory . The last 2 digits of the year WW stands for work week 123456 are internal tracking numbers

8 Related Documents

Table8-1 . CMT2186A Related Documents

Document	file name	describe
Number		
	CMT2186A User Manual	CMT2186A Chip user manual
	SFR Register Preview Table	
	GPIO Function Mapping Quick Lookup Table	

Table 9-1 . CMT 2186A Specification Change Record

Version Number	Changed Sections	Change Log	release date
0.1	all	Initial release	2023/12/12

10Contact Details

Shenzhen Huapu Microelectronics Co., Ltd.

Phase 3 of Vanke Cloud City, Xili Street, Nanshan District, Shenzhen, Guangdong, China8A Dong30 Floor Zip Code: 518052

Tel: +86 - 755 - 82973805

Sales: sales@hoperf.com

Sales : <u>sales@hoperf.com</u>
Website : <u>www.hoperf.cn</u>



深圳华普徽电子股份有限公司(以下简称:"HOPERF")保留随时更改、更正、增强、修改 HOPERF产品和/或本文档的权利,恕不另行通知。非经本公司书面许可,任何单位和个人不得擅自摘抄、复制本文档内容的部分或全部,并不得以任何形式传播。由于产品版本升级或其他原因,本文档内容会不定期进行更新。HOPERF的产品不建议应用于生命相关的设备和系统,在使用该器件中因为设备或系统运转失灵而导致的损失,HOPERF不承担任何责任。

商标和其他 HOPERF 商标为深圳华普微电子股份有限公司的商标,本文档提及的其他所有商标或注册商标,由各自的所有人拥有。

HOPERF