

#### CMT812XWX High-Speed, Dual-Channel Digital Isolator

#### 1 Features

- Safety-related certifications
  - DIN VDE V 0884-11: 2017-01
  - UL 1577 component recognition program
  - CSA certification according to IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1 end equipment standards
  - CQC approval per GB4943.1-2022
  - TUV certification according to EN 60950-1, EN 62368-1 and EN 61010-1
- Robust electromagnetic compatibility
  - System-level ESD, EFT, and surge immunity
  - ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
  - Low emissions
- Data rate: up to 150 Mbps
- Wide supply range: 2.5 to 5.5 V
- Operation temperature: -40°C to 125°C
- Robust isolation barrier
  - More than 40-year projected lifetime
  - Up to 5 kV<sub>RMS</sub> isolation rating
  - Up to 8 kV surge capability
  - ±200 kV/µs typical CMTI
- Default output high or low options
- Low power consumption, typical 1.5 mA per channel at 1 Mbps
- Low propagation delay: 9 ns typical (5V supplies)
- SOIC-16 package (wide body), WB(N) SOW8L and SOIC-8 (narrow body)

### 2 Applications

- Industrial automatic control
- New energy vehicles
- Solar inverters
- Motor control
- Isolated SPI
- General purpose multichannel isolation

### 3 Description

The CMT812XWX series devices are high-performance, quad channel digital isolators with as high as 5 kV<sub>rms</sub> isolation voltage by means of silicon-dioxide (SiO2) insulation barrier.

The digital isolator is used to communicate between two different power supply domains while prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

This device comes with enable pins that can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption. The CMT812XWX device has two forward and one reverse-direction channels. If the input power or signal is lost, the default output is high for the CMT812XWX1 device and low for the CMT812XWX0 device. See the Device Functional Modes section for further details.


The isolator provides high electromagnetic immunity and low emissions at low-power consumption. Through innovative chip design and layout techniques, electromagnetic compatibility of the CMT812XWX device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance.

The CMT812XWX series device is available in both narrow-body (NB) and (WB) SOW8L / (WB) 16-pin SOIC packages.

#### **Device Information**

Part No.	Package	Body Size (mm x mm)					
CMT812XWX	WB(W) SOW8L	5.85 x 7.5					
CM1812XWX	WB(W) SOIC-16	10.4 x 7.5					
Refer to section 14 for ordering information.							

#### Simplified Schematic



www.hoperf.com

#### **Table of Contents**

1	Feat	ures	1
2	Appl	lications	1
3	Desc	cription	1
4	Abso	olute Maximum Ratings	3
5	Reco	ommended Operating Conditions	3
		Ratings	
		Description	
		cal Application	
U		Typical Application Schematic	
	8.1		
	8.2	PCB Layout Guidelines	
		meter Measurement Circuit Setup	
10	) Elect	trical Specifications	
	10.1	Electrical Characteristics	8
	10.2	Supply Current Characteristics with 5 V Supply	9
	10.3	Supply Current Characteristics with 3.3 V Supply	10
	10.4	Supply Current Characteristics with 2.5 V Supply	12
	10.5	Typical Characteristics	14
	10.6	Insulation Specifications	15
	10.7	Safety-related Certifications	17
	10.8	Safety Limiting Values	
	10.9	Thermal Information	
11	Fund	ction Description	18
	11.1	Function Overview	18
	11.2	Functional Modes	18
	11.3	Insulation Lifetime	19
12	2 Pack	aging Information	20
	12.1	CMT812XWX Wide Body SOW8L Packaging	20
	12.2	CMT812XWX Wide Body SOIC-16 Packaging	
13	3 Orde	ering Information	22
14	l Tape	and Reel Information	23
		se History	
	S Cont		25

## 4 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings[1]

Parameters	Symbol	Condition	Min.	Max.	Unit
Power supply voltage <sup>[2]</sup>	VDD1, VDD2		-0.5	6.5	V
Maximum input voltage	INx	x = A, B	-0.4	VDD+0.4	V
Maximum output voltage	OUTx	x = A, B	-0.4	VDD+0.4	V
Maximum Input / output pulse voltage	-	Pulse width should be less than 100 ns, and the duty cycle should be less than 10%	-0.8	VDD+0.8	V
Common-mode transient immunity	CMTI		±200		kV/us
Output current	Io		-15	15	mA
Maximum surge immunity	-			8	kV
Operating temperature	T <sub>A</sub>		-40	125	$^{\circ}$
Storage temperature	T <sub>STG</sub>		-40	150	°C

#### Notes:

- [1]. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- [2]. All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

## 5 Recommended Operating Conditions

**Table 2. Recommended Operating Conditions** 

Parameters	Symbol Condition		Min.	Тур.	Max.	Unit
Power supply voltage	VDD1, VDD2		2.5	5	5.5	V
High level input voltage	VIH	VDDI: input side VDD	0.7*VDD		VDDI	V
Low level input voltage	$V_{IL}$	VDDI: input side VDD	0		0.3VDD	V
Data rate	DR		0		150	Mbps
Operating temperature	T <sub>A</sub>		-40	25	125	$\mathbb{C}$
Junction temperature	TJ		-40		150	$^{\circ}$

# 6 ESD Ratings

**Table 3. ESD Ratings** 

Parameter	Symbol	Condition	Max.	Unit
Electrostatio discharge	M	Human-body model (HBM)	±8000	V
Electrostatic discharge	$V_{ESD}$	Charged-device model (CDM)	±2000	V

#### Notes:

- 1. IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- 2. Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.



**Caution!** ESD sensitive device. Precaution should be used when handling the device in order to prevent performance degradation or loss of functionality.

# 7 Pin Description

The pin lists are shown as below.




Figure 1. CMT8120WX SOIC16 Pin List

Figure 2. CMT8121WX SOIC16 Pin List

Figure 3. CMT 8122WX SOIC 16 Pin List




Figure 4. CMT8120WX SOW8L Pin List

Figure 5. CMT8121WX SOW8L Pin List

Figure 6. CMT8122WX SOW8L Pin List

**Table 4. Pin Description** 

	Pin Nmuber									
Pin Name	WB SOIC-16			n Name WB SOIC-1			SOW8L		I/O	Description
	CMT8120W	CMT8121W	CMT8122W	CMT8120W	CMT8121W	CMT8122W	1/0	Description		
GND1	1	1	1	4	4	4		Loft ground		
GNDT	7	7	7	4	4	4	-	Left ground		
GND2	9	9	9	5	5	5		Dight ground		
GNDZ	16	16	16	5	5	5	-	Right ground		
INA	4	13	4	2	7	2	ı	Input, channel A		
INB	5	5	12	3	3	6	ı	Input, channel B		
NC	2, 6, 8,	2, 6, 8,	2, 6, 8,		_	-	Disconnect / connect to the			
110	10,11,15	10,11,15	10,11,15					GND		
OUTA	13	4	13	7	2	7	0	Output, channel		
								A		
OUTB	12	12	5	6	6	3	0	Output, channel B		
VDD1	3	3	3	1	1	1	ı	Power supply		

								for left side
V <sub>DD2</sub>	14	14	14	8	8	8	ı	Power supply for right side

## 8 Typical Application

#### 8.1 Typical Application Schematic




Figure 7. Typical Application Schematic (Take the CMT8121WX as an example)

Note: users should be careful not to connect ground and VDD reversely.

### 8.2 PCB Layout Guidelines

The CMT812XWX requires a 0.1  $\mu$ F bypass capacitor in both input side and output side. The capacitor should be placed as close as possible to the package pin of VDD1 and VDD2 respectively. The figures below show the recommended PCB layout. Please make sure the space under the chip keeps free from planes, traces, pads and via. To enhance the robustness of design, users may also include resistors (50 ~ 300  $\Omega$ ) in series with the inputs and outputs if the system is excessively noisy. The series resistors also improve the system reliability such as latch-up immunity.

The typical output impedance of an isolator driver channel is approximately 50  $\Omega$  ± 40%. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.




Figure 8. Recommended PCB Layout

# 9 Parameter Measurement Circuit Setup




Figure 9. Switching Characteristics Test Circuit and Voltage Waveforms

#### Notes:

- 1. The input pulse is supplied by a generator  $V_{IN}$  having the following characteristics:  $f_{PULSE} \le 100$  kHz, 50% duty cycle,  $t_r \le 3$  ns,  $t_f \le 3$
- 2. Load capacitance influences the measurement results quite a lot, including instrumentation and fixture capacitance, totally no more than 15 pF loading is preferred.




Figure 10. Common-Mode Transient Immunity Test Circuit

#### Notes:

1. CL = 15 pF, the total instrumentation and connection is within  $\pm 20\%$ .

# 10 Electrical Specifications

#### 10.1 Electrical Characteristics

VDD1 =2.5V~5.5V, VDD2= 3.0V~5.5V, TA= -40 to 125  $\,^{\circ}$ C. Unless otherwise noted, typical values are at VDD1=5V, VDD2=5V, TA=25  $\,^{\circ}$ C.

Parameters	Symbol	Condition	Min.	Тур.	Max.	Unit
Dawner reset	V <sub>POR</sub>	POR threshold as during power- up		2.3		V
Poweron reset	V <sub>HYS</sub>	POR threshold hysteresis		0.1		V
	V <sub>IT</sub>	Input threshold at rising edge			0.7*VDD1	V
Input threshold	V <sub>IT</sub> -	Input threshold at falling edge	0.3*VDD1			V
	V <sub>ITHYS</sub>	Input threshold hysteresis		0.2*VDD1		V
High level input voltage	V <sub>IH</sub>		2			V
Low level input voltage	V <sub>IL</sub>				0.8	V
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	VDD - 0.3			V
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4mA			0.3	V
Output impedance	R <sub>o</sub>			50		Ω
Input pull high or low current	Ipull			10	15	uA
Start-up time after POR	trbs			10		us
Common mode transient	CMTI			±200		kV/us

**Table 5. Electrical Characteristics** 

## 10.2 Supply Current Characteristics with 5 V Supply

VDD1 = VDD2 = 5V,  $T_A$ = -40 to 125 °C.

Table 6. Supply Current Characteristics with 5 V Supply

Parameter	Symbol	Тур.	Max.	Unit
CMT8120				
Supply current	I <sub>DD1</sub>	0.67		mA
EN = VDDI, V <sub>IN</sub> =0 V	I <sub>DD2</sub>	1.14		mA
Supply current: device is disabled.	I <sub>DD1</sub>	2.96	<b>\</b>	mA
$EN = VDDI, V_{IN} = VDDI,$	I <sub>DD2</sub>	1.19		mA
Supply current: 1 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.82		mA
All channels switching with 1 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.34		mA
Supply current: 10 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.85		mA
All channels switching with 10 Mbps square wave input, $C_L$ = 15 pF	I <sub>DD2</sub>	2.84		mA
Supply current: 100 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	2.29		mA
All channels switching with 100 Mbps square wave input, $C_{L}$ = 15 pF	I <sub>DD2</sub>	9.82		mA
CMT8121		L		
Supply current	I <sub>DD1</sub>	1.12		mA
EN = VDDI, V <sub>IN</sub> =0 V	I <sub>DD2</sub>	1.14		mA
Supply current: device is disabled.	I <sub>DD1</sub>	2.27		mA
$EN = VDDI, V_{IN} = VDDI,$	I <sub>DD2</sub>	2.30		mA
Supply current: 1 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.79		mA
All channels switching with 1 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.83		mA
Supply current: 10 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	2.21		mA
All channels switching with 10 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	2.25		mA
Supply current: 100 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	6.33		mA
All channels switching with 100 Mbps square wave input, $C_{L}$ = 15 pF	I <sub>DD2</sub>	6.62		mA
CMT8122			1	
Supply current	I <sub>DD1</sub>	1.13		mA
$EN = VDDI$ , $V_{IN} = 0 V$	I <sub>DD2</sub>	1.13		mA
Supply current: device is disabled.	I <sub>DD1</sub>	2.35		mA
$EN = VDDI$ , $V_{IN} = VDDI$ ,	I <sub>DD2</sub>	2.30		mA
Supply current: 1 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.83		mA
All channels switching with 1 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.82		mA
Supply current: 10 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	2.25	1	mA
All channels switching with 10 Mbps square wave input, $C_L$ = 15 pF	I <sub>DD2</sub>	2.24		mA
Supply current: 100 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	6.32		mA
All channels switching with 100 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	6.60	+	

Table 7. Supply Current with 5 V Supply- Characteristics of CMT812XWX

Parameters	Symbol	Condition	Min.	Тур.	Max.	Unit
Data rate	DR		0	150		Mbps
Minimum pulse width	PW	See figure 6, CL = 15 pF		5	5	ns
Propagation delay rising	t <sub>PLH</sub>	See figure 6, C <sub>L</sub> = 15 pF		9	15	ns
Propagation delay falling	t <sub>PHL</sub>	See figure 6, CL = 15 pF		9	15	ns
Pulse width distortion	PWD	See figure 6, CL = 15 pF			5	ns
Rising time	tr	See figure 6, CL = 15 pF			5	ns
Falling time	tf	See figure 6, CL = 15 pF			5	ns
Peak eye diagram Jitter	t <sub>JIT</sub> (PK)			400		ps
Channel-to-channel delay Skew	t <sub>SK</sub> (c2c)			1.5	2.5	ns
Part-to-part delay skew	t <sub>SK</sub> (p2p)				5	ns

## 10.3 Supply Current Characteristics with 3.3 V Supply

VDD1 = VDD2 = 3.3V,  $T_A$ = -40 to 125 °C.

Table 8. Supply Current Characteristics with 3.3 V Supply

Parameter	Symbol	Тур.	Max.	Unit
CMT8120				
Supply current	I <sub>DD1</sub>	0.67		mA
$EN = VDDI, V_{IN} = 0 V$	I <sub>DD2</sub>	1.14		mA
Supply current: device is disabled.	I <sub>DD1</sub>	2.94		mA
$EN = VDDI, V_{IN} = VDDI,$	I <sub>DD2</sub>	1.18		mA
Supply current: 1 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.80		mA
All channels switching with 1 Mbps square wave input, $C_L$ = 15 pF	I <sub>DD2</sub>	1.27		mA
Supply current: 10 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.83		mA
All channels switching with 10 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	2.26		mA
Supply current: 100 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	2.34		mA
All channels switching with 100 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	7.03		mA
CMT8121				
Supply current	I <sub>DD1</sub>	1.12		mA
$EN = VDDI, V_{IN} = 0 V$	I <sub>DD2</sub>	1.13		mA
Supply current: device is disabled.	I <sub>DD1</sub>	2.25		mA
$EN = VDDI, V_{IN} = VDDI,$	I <sub>DD2</sub>	2.29		mA
Supply current: 1 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.71		mA
All channels switching with 1 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.75		mA
Supply current: 10 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	2.01		mA
All channels switching with 10 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	2.05		mA

Parameter	Symbol	Тур.	Max.	Unit
Supply current: 100 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	4.92		mA
All channels switching with 100 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	4.91		mA
CMT8122				
Supply current	I <sub>DD1</sub>	1.14		mA
$EN = VDDI, V_{IN} = 0 V$	I <sub>DD2</sub>	1.14		mA
Supply current: device is disabled.	I <sub>DD1</sub>	2.33		mA
$EN = VDDI, V_{IN} = VDDI,$	I <sub>DD2</sub>	2.31		mA
Supply current: 1 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.75		mA
All channels switching with 1 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.74	<b>&gt;</b>	mA
Supply current: 10 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	2.04		mA
All channels switching with 10 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	2.03		mA
Supply current: 100 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	4.93		mA
All channels switching with 100 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	4.90		mA

Table 9. Supply Current with 3.3 V Supply - Characteristics of CMT812XWX

Parameters	Symbol	Condition	Min.	Тур.	Max.	Unit
Data rate	DR		0	150		Mbps
Minimum pulse width	PW	See figure 9, CL = 15 pF			5	ns
Propagation delay rising	t <sub>PLH</sub>	See figure 9, CL = 15 pF		9.15	15	ns
Propagation delay falling	t <sub>PHL</sub>	See figure 9, CL = 15 pF		7.8	15	ns
Pulse width distortion	PWD	See figure 9, CL = 15 pF		1.35	5	no
t PHL – t PLH	FVVD	Gee ligure 9, GL = 15 pr				ns
Rising time	tr	See figure 9, CL = 15 pF		1.01	5	ns
Falling time	tf	See figure 9, C <sub>L</sub> = 15 pF		1.05	5	ns
Peak eye diagram Jitter	t <sub>JIT</sub> (PK)			400		ps
Channel-to-channel	t (o2o)			0.8	2.5	
Delay Skew	t <sub>SK</sub> (c2c)					ns
Part-to-part delay skew	t <sub>SK</sub> (p2p)				5	ns

## 10.4 Supply Current Characteristics with 2.5 V Supply

VDD1 = VDD2 = 2.5 V,  $T_A$ = -40 to 125 °C.

Table 10. Supply Current Characteristics with 2.5 V Supply

Parameter	Symbol	Тур.	Max.	Unit
CMT8120				
Supply current	I <sub>DD1</sub>	0.66		mA
$EN = VDDI, V_{IN} = 0 V$	I <sub>DD2</sub>	1.13		mA
Supply current: device is disabled.	I <sub>DD1</sub>	2.93		mA
$EN = VDDI, V_{IN} = VDDI,$	I <sub>DD2</sub>	1.18		mA
Supply current: 1 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.79		mA
All channels switching with 1 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.24		mA
Supply current: 10 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.82		mA
All channels switching with 10 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	2.00		mA
Supply current: 100 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	2.30		mA
All channels switching with 100 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	5.57		mA
CMT8121			•	
Supply current	I <sub>DD1</sub>	1.11		mA
EN = VDDI,V <sub>IN</sub> =0 V	I <sub>DD2</sub>	1.13		mA
Supply current: device is disabled.	I <sub>DD1</sub>	2.24		mA
$EN = VDDI, V_{IN} = VDDI,$	I <sub>DD2</sub>	2.28		mA
Supply current: 1 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.65		mA
All channels switching with 1 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.69		mA
Supply current: 10 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.86		mA
All channels switching with 10 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.90		mA
Supply current: 100 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	3.94		mA
All channels switching with 100 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	3.64		mA
CMT8122	<u> </u>		1	
Supply current	I <sub>DD1</sub>	1.14		mA
$EN = VDDI, V_{IN} = 0 V$	I <sub>DD2</sub>	1.13		mA
Supply current: device is disabled.	I <sub>DD1</sub>	2.32		mA
$EN = VDDI, V_{IN} = VDDI,$	I <sub>DD2</sub>	2.30		mA
Supply current: 1 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.74		mA
All channels switching with 1 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.72		mA
Supply current: 10 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	1.94		mA
All channels switching with 10 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	1.92		mA
Supply current: 100 Mbps square wave clock input AC signal.	I <sub>DD1</sub>	3.98		mA
All channels switching with 100 Mbps square wave input, $C_L = 15 \text{ pF}$	I <sub>DD2</sub>	3.63		mA

Table 11. Supply Current with 2.5 V Supply - Characteristics of CMT812XWX

Parameters	Symbol	Condition	Min.	Тур.	Max.	Unit
Data rate	DR		0	150		Mbps
Minimum pulse width	PW	See figure 6, CL = 15 pF		5	5	ns
Propagation delay rising	t <sub>PLH</sub>	See figure 6, C <sub>L</sub> = 15 pF		9	15	ns
Propagation delay falling	t <sub>PHL</sub>	See figure 6, C <sub>L</sub> = 15 pF		9	15	ns
Pulse width distortion  t PHL – t PLH	PWD	See figure 6, CL = 15 pF			5	ns
Rising time	tr	See figure 6, CL = 15 pF			5	ns
Falling time	tf	See figure 6, CL = 15 pF			5	ns
Peak eye diagram Jitter	t <sub>JIT</sub> (PK)			400	X	ps
Channel-to-channel Delay Skew	t <sub>SK</sub> (c2c)			2.5	2.5	ns
Part-to-part delay skew	t <sub>SK</sub> (p2p)			5	5	ns

#### 10.5 Typical Characteristics




Figure 11. Supply Current vs. Data Rate (with 15-pF Load) T<sub>A</sub>=25°C C<sub>L</sub>=15pF




Figure 12. Supply Current vs. Data Rate (with No Load) T<sub>A</sub>=25°C C<sub>L</sub>=No Load




Figure 13. High-Level Output Voltage vs. High-Level Output Current (T<sub>A</sub>=25°C)




Figure 14. Low-Level Output Voltage vs. Low-Level Output Current(T<sub>A</sub>=25°C)




Figure 15. Power Supply Under-voltage Threshold vs. Free-Air Temperature




Figure 16. Propagation Delay Time vs. Free-Air Temperature

# 10.6 Insulation Specifications

**Table 12. Insulation Specifications** 

Parameters	Sym.	Condition	Value WB SOIC- 16/SOW8L	Unit
External clearance[1]	CLR	The shortest terminal-to-terminal distance through air	8.0	mm
External creepage <sup>[1]</sup>	CRP	The shortest terminal-to-terminal distance across the package surface	8.0	mm
Distance through insulation	DTI	Minimum internal gap	20	um
Comparative tracking index	CTI	DIN EN 60112 (VDE 0303-11);IEC 60112	> 400	V
Material group	-		1	-
		Rated mains voltage ≤ 300 V <sub>RMS</sub>	1	-
Overvoltage category per IEC 60664-1	-	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	-
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	-
DIN VDE V 0884-11:2017-01[2]		CIO		
Maximum repetitive isolation voltage	V <sub>IORM</sub>		1176	$V_{pk}$
Maximum isolation working	V <sub>IOWM</sub>	AC voltage (sine wave); Time dependent dielectric breakdown (TDDB) test	831	V <sub>RMS</sub>
voltage	- IOWW	DC voltage	1176	$V_{DC}$
Maximum transient isolation voltage	V <sub>IOTM</sub>	$V_{TEST} = V_{IOTM}, t = 60 \text{ s (qualification)};$ t = 1  s (100% production)	7000	$V_{pk}$
Maximum surge isolation voltage <sup>[3]</sup>	V <sub>IOSM</sub>	Test method per IEC60065, 1.2/50 us waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)	6250	$V_{pk}$
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10$ s	≤5	
Apparent charge <sup>[4]</sup>		Method a: After environmental tests subgroup 1, $V_{ini}$ = $V_{IOTM}$ , $t_{ini}$ = 60 s; $V_{pd(m)}$ = 1.6 × $V_{IORM}$ , $t_m$ = 10 s	≤5	<5nC
Apparent charges?	<b>q</b> <sub>pd</sub>	Method b1: At routine test (100% production) and preconditioning (type test) $V_{\text{ini}} = V_{\text{IOTM}},  t_{\text{ini}} = 1  \text{s}; \\ V_{\text{pd(m)}} = 1.875  \times  V_{\text{IORM}},  t_{\text{m}} = 1  \text{s}$	≤5	√ ≤5pC
Isolation capacitance, input to output <sup>[5]</sup>	C <sub>IO</sub>	V <sub>IO</sub> = 0.4 x sin (2πft), f = 1 MHz	0.6	pF
Isolation resistance, input to output <sup>[5]</sup>	R <sub>IO</sub>	V <sub>IO</sub> = 500 V	>10 <sup>10</sup>	Ω
UL 1577				
Withstand isolation voltage	V <sub>ISO</sub>	$V_{TEST} = V_{ISO}$ , $t = 60$ s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , $t = 1$ s (100% production)	5000	V <sub>RMS</sub>

#### Notes:

- [1]. Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- [2]. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- [3]. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- [4]. Apparent charge is electrical discharge caused by a partial discharge (pd).
- [5]. All pins on each side of the barrier are tied together creating a two-terminal device.

### 10.7 Safety-related Certifications

**Table 13. Safety-related Certifications** 

VDE	UL		CQC	TUV
DIN VDE V0884- 11:2017-01 ( Patents pending )	UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	GB 4943.1-2011 ( SOP8 )	EN 61010-1:2010 (3rd Ed) and EN 60950- 1:2006/A2: 2013 ( Patents pending )
Certificate number: pending	Certificate number: UL-US- 2439077-1	Certificate number: UL-CA-2429797-0	Certificate number: CQC23001382478	Client ID number: pending

### 10.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures

**Table 14. Safety Limiting Values** 

			Value	
Parameters	Symbol	Test Condition	WB SOIC-16/SOW8L	Unit
		$R_{\theta JA} = 140 \text{ °C/W}, V_I = 5.5 \text{ V},$ $T_J = 125 \text{ °C}, T_A = 25 \text{ °C}$		mA
Safety input, output, or supply current	Is	$R_{\theta JA} = 84  ^{\circ} C/W, \ V_I = 5.5  V, \ T_J = 125  ^{\circ} C, \ T_A = 25  ^{\circ} C$	237	mA
Total power dissipation at 25°C	Ps		1499	mW
Case temperature	Ts		125	$^{\circ}\!\mathbb{C}$

#### 10.9 Thermal Information

Paramatar	Combal	Value	Heit	
Parameter	Symbol	WB SOIC-16/SOW8L	Unit	
Junction-to-ambient thermal resistance	$\theta_{JA}$	78.9	°C/W	
Junction-to-case (top) thermal resistance	θ <sub>JC</sub> (top)	41.6	°C/W	
Junction-to-board thermal resistance	$\theta_{JB}$	43.6	°C/W	

**Table 15. Thermal Information** 

### 11 Function Description

#### 11.1 Function Overview

The CMT812XWX device is a high-performance, quad-channel digital isolator with 5000 V<sub>RMS</sub> isolation rating. The CMT812XWX has an On-Off keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the ENx pin is low then the output goes to high impedance. The CMT812XWX also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The figure below shows a conceptual detail of how the On-Off keying scheme works.




Figure 17. On-Off Keying Based Modulation Scheme

#### 11.2 Functional Modes

The table below lists the functional modes of the CMT812XWX.

Table 16. Function Table<sup>[1]</sup>

V <sub>DD1</sub>	V <sub>DD2</sub>	Input (INx) <sup>[2]</sup>	Output (OUTx)	Comment				
		Н	Н	Normal apparation. A shapped output assumes the logic state of its input				
PU	PU	PU	PU	PU	PU	L	L	Normal operation: A channel output assumes the logic state of its input
	. 0	Open	Default	Default mode: when INx is open, the corresponding channel output goes to its default logic state				

PD	PU	Х	Default	Default mode: when VDDI is unpowered, a channel output assumes the logic state based on the selected default option.  When VDD1 transitions from unpowered to powered-up, a channel output assumes the logic state of the input.  When VDD1 transitions from powered-up to unpowered, channel output assumes the selected default state
х	PD	Х	Undetermined	When VDD2 is unpowered, a channel output is undetermined <sup>[3]</sup> . When VDD2 transitions from unpowered to powered-up, a channel output assumes the logic state of the input

#### 11.3 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See the figure below for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.





Figure 18. Test Setup for Insulation Lifetime Measurement

# 12 Packaging Information

The packaging information of the CMT812XWX is shown in the figures below.

### 12.1 CMT812XWX Wide Body SOW8L Packaging



CONTROLLING DIMENSION:MM

Symbol	MM					
Syllibot	MIN.	NOM.	MAX.			
Α			2.80			
A1	0.36	A	0.46			
A2	2.20	2.30	2.40			
А3	1	0.25				
Q	0.97	1.02	1.07			
ь	0.31	0.41	0.51			
С	0.13		0.33			
D	5.75	5.85	5.95			
E	7.40	7.50	7.60			
E1	11.25	11.50	11.75			
е		1.27 b	sc			
L	2.00 bsc					
Lp	0.50		1.00			
Υ		0.10				
θ	<b>0</b> º		8º			

NOTES
1.0 COPLANCRITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTAACH PAD.

Figure 19. CMT812XWX SOW8L Package




Figure 20. CMT812XWX SOW8L Package Board Layout Example

## 12.2 CMT812XWX Wide Body SOIC-16 Packaging




Figure 21. Wide Body SOIC-16 Packaging
Table 17. Wide Body SOIC-16 Packaging Scale


Complete		Scale (mm)					
Symbol	Min.	Тур.	Max.				
А	-	-	2.65				
A1	0.10	0.20	0.30				
A2	2.25	2.30	2.35				
A3	1.00	1.05	1.10				
b	0.35	0.37	0.43				
С	0.15	0.20	0.30				
D	10.30	10.40	10.50				
E	10.10	10.30	10.50				
E1	7.40	7.50	7.60				
е	1.14	1.27	1.40				
L	0.65	0.70	0.85				
L1		1.40					
θ	0	-	8°				

# 13 Ordering Information

**Table 18. Part Number List** 

Part Number	Min. Order Quantity	Withstand Voltage (rms)	Total Channel Number	Forward Channel Number	Reversed Channel Number	Digital Rate (MHz)	Default Output State	Package	MSL
CMT8120W0	1000	5000	2	2	0	150	Low	WB SOIC-16	3
CMT8120W0M	1000	5000	2	2	0	150	Low	WB SOIC-16	3
CMT8120W1M	1000	5000	2	2	0	150	High	WB SOIC-16	3
CMT8121W0M	1000	5000	2	1	1	150	Low	WB SOIC-16	3
CMT8121W1M	1000	5000	2	1	1	150	High	WB SOIC-16	3
CMT8122W0M	1000	5000	2	1	1	150	Low	WB SOIC-16	3
CMT8122W1M	1000	5000	2	1	1	150	High	WB SOIC-16	3
CMT8120W0	1000	5000	2	2	0	150	Low	SOW8L	3
CMT8120W1	1000	5000	2	2	0	150	High	SOW8L	3
CMT8121W0	1000	5000	2	1	1	150	Low	SOW8L	3
CMT8121W1	1000	5000	2	1	1	150	High	SOW8L	3
CMT8122W0	1000	5000	2	1	1	150	Low	SOW8L	3
CMT8122W1	1000	5000	2	1	1	150	High	SOW8L	3

#### **Part Number Naming Rule:**



Please visit <u>www.hoperf.com</u> for more product/product line information.

Please contact <a href="mailto:sales@hoperf.com">sales@hoperf.com</a> or your local sales representative for sales or pricing requirements.

## 14 Tape and Reel Information




Figure 22. CMT812XWX WB SOIC-16 Tape & Reel Information




Figure 23. CMT812XWX WB SOIC-16 Tape & Reel Information

# 15 Revise History

Table 19. Revise Record

Version No.	Chapter	Description	Date
0.1	All	Initial version	2023/02/22
0.2	15	Added Tape information in Chapter 15	2023/03/09
	14	Update order information	
0.3	All	Delete the silver printing part	2023/04/19
		Added the CQC certificate number	
0.4	All	Added package information of SOW8L	2023/11/07
0.5	All	Update the surge immunity value to 8 kV	2024/01/16
0.6	All	Update order information	2024/4/30
		Add MSL in order information	2024/12/3

### 16 Contacts

Shenzhen Hope Microelectronics Co., Ltd.

Address: 30th floor of 8th Building, C Zone, Vanke Cloud City, Xili Sub-district, Nanshan, Shenzhen, GD, P.R. China

**Tel:** +86-755-82973805 / 4001-189-180

**Fax:** +86-755-82973550

**Post Code:** 518052

Sales: sales@hoperf.com
Website: www.hoperf.com

#### Copyright. Shenzhen Hope Microelectronics Co., Ltd. All rights are reserved.

The information furnished by HOPERF is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of HOPERF and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of HOPERF. HOPERF products are not authorized for use as critical components in life support devices or systems without express written approval of HOPERF. The HOPERF logo is a registered trademark of Shenzhen Hope Microelectronics Co., Ltd. All other names are the property of their respective owners.