

CMT2281F2 User Guide

Summary

CMT2281F2 is a low power, high performance OOK RF receiver chip.It covers a 300 MHz - 960MHz wireless communication band with a RISC Flash type MCU embedded in it. It belongs to the CMOSTEK NextGenRFTM series product. The product series include short range wireless communication chips, such as transmitter, receiver, transceiver, SoC and so on.

The part numbers covered by this document are as shown below.

Table 1. Part Numbers Covered by This Document

Part No.	Frequency	Modem	Sensitivity	Rx Current	Configuration	Package		
CMT22181F2	300 MHz - 960MHz	ООК	-109dBm	4.5mA	Embedded MCU	SOP16		
Note: The test conditions for sensitivity and Rx current are at 433.92MHz, 1kbps, 0.1% BER								

Table of Contents

1	Chip Arch	itecture Introduction	6
	1.1	Overall Operation Principle	6
	1.2	O Pin Description	7
2	RF Config	guration and Control Mechanism	9
	2.1 V	Vorking Mode and Status	9
	2.2	Simple Work Mode	9
	2.2.1	Power-Up Initialization	9
	2.2.2	Simple Mode Status Switching	9
	2.2.3	Auto Cycle Reset Function	10
	2.2.4	Low Power Processing	
	2.3 A	Advanced Configuration Mode	
	2.3.1	Work Status	11
	2.3.2	Initialization of configuration parameters and configuration process	12
	2.3.3	Control Register	
	2.3.4	Detailed Description of the Operation Status	
	2.3.5	Soft Reset (Softrst)	20
	2.3.6	Low Power Consumption Processing	20
	2.3.7	RF Control Interface Timing	22
	2.3.8	OOK Demodulation and Clock Recovery	22
	2.3.9	RSSI Detection and Reading	23
	2.3.10	Battery Voltage Detection	24
3	Program I	Memory	25
4	Special F	unction Register(SFR)	26
	4.1 A	Address Mapping	26
	4.1.1	Bank0 SFR	26
	4.1.2	Bank1 SFR	27
	4.1.3	TMR0 (Addr:0x01)	28
	4.1.4	STATUS (Addr:0x03)	28
	4.1.5	PORTA (Addr:0x05)	29
	4.1.6	PORTC (Addr:0x07)	30
	4.1.7	INTCON (Addr:0x0B)	30
	4.1.8	PIR1 (Addr:0x0C)	31
	4.1.9	TMR2(Addr:0x11)	32
	4.1.10	T2CON (Addr:0x12)	32

		4.1.11	WDTCON (Addr:0x18)	. 33
		4.1.12	CMCON0 (Addr:0x19)	. 34
		4.1.13	PR0 (Addr:0x1A)	. 35
		4.1.14	MSCKCON (Addr:0x1B)	. 35
		4.1.15	SOSCPR (Addr:0x1C/0x1D)	. 36
		4.1.16	OPTION (Addr:0x81)	
		4.1.17	TRISA (Addr:0x85)	
		4.1.18	TRISC (Addr:0x87)	. 38
		4.1.19	PIE1 (Addr:0x8C)	. 38
		4.1.20	PCON (Addr:0x8E)	. 39
		4.1.21	OSCCON (Addr:0x8F)	. 39
		4.1.22	PR2 (Addr:0x92)	
		4.1.23	WPUA (Addr:0x95)	
		4.1.24	IOCA (Addr:0x96)	
		4.1.25	VRCON (Addr:0x99)	
		4.1.26	EEDAT (Addr:0x9A)	. 42
		4.1.27	EEADR (Addr:0x9B)	
		4.1.28	EECON1 (Addr:0x9C)	
		4.1.29	EECON2 (Addr:0x9D)	. 43
		4.1.30	Configuration Register UCFGx	. 43
		4.1.31	PCL and PCLATH	. 45
		4.1.32	INDF and FSR Register	
5	MCL	J System	Clock Source	. 47
	5.1	Cloc	ck Source Mode	. 48
	5.2	Exte	ernal Clock Mode	. 48
	;	5.2.1	Oscillator Start-up Timer (OST)	. 48
		5.2.2	EC Mode	. 48
		5.2.3	LP Mode and XT Mode	. 48
	5.3	Inte	rnal Clock Mode	. 49
		5.3.1	Clock Frequency Select (IRCF) Bit	. 49
		5.3.2	Clock Switching Timing of HFINTOSC and LFINTOSC	. 49
	5.4	Cloc	ck Switching	. 50
		5.4.1	System Clock Select Bit (SCS)	. 50
		5.4.2	Oscillator Start-up Timeout Status(OSTS) Bit	. 51
	5.5	Two	-Speed Clock Start-up Mode	. 51
		5.5.1	Two-Speed Start-up Mode Configuration	. 51

		5.5.2	Two-Speed Start-up Sequence	52
	5.6	Fa	il-Safe Clock Monitor	52
		5.6.1	Fail-Safe Detection	53
		5.6.2	Fail-Safe Operation	53
		5.6.3	Fail-Safe Condition Being Cleared	53
		5.6.4	Reset or Wake-up from Sleep	53
6	Res	set Timir	ng	54
	6.1	Po	wer-on Reset (POR)	55
	6.2	Ex	ternal Reset (MCLR)	55
	6.3	Po	wer-up Timer (PWRT)	55
	6.4	Bro	own-out Reset (BOR (LVR))	56
	6.5		ror Instruction Reset	
	6.6	Tir	neout Action	56
7	во	ОТ		59
8	Wa	tchdog ⁻	Timer	60
9	Tim	ner0		61
	9.1	Tir	mer0 Introduction	61
	9.2	Tir	ner0 Timer Mode	61
	9.3	Tir	mer0 Counter Mode	62
		9.3.1	Software Configuring Prescaler Circuit	62
		9.3.2	Timer0 Interrupt	63
		9.3.3	Drive Timer0 with the External Clock	63
10	Tim	ner2		64
11	Coi	mparato	r	66
12	Dat	ta EEPR	OM	67
13	Clo	ck Meas	surement	68
14	Inte	errupt M	ode	69
	14.1	1 IN	T Interrupt	69
	14.2	2 PC	DRTA Level Change Interrupt	70
	14.3	3 Int	errupt Response	70
	14.4	4 Cc	ontext Saving During Interrupts	71
15	МС	U Sleep	Mode	72
	15.1	1 Wa	ake-up Mode	72
	15.2	2 Wa	atchdog Wake-up	72
16	I/O	Port		73
	16.1	1 PC	DRTA Port and TRISA Register	73

	16.2	Oth	er Functions of the Port	73
	16.2	.1	Weak Pull-Up	73
	16.2	.2	Interrupt-On-Change	73
	16.3	Port	t Description	74
	16.3	.1	PORTA<2:0>	74
	16.3	.2	PORTA3	76
	16.3	.3	PORTA4	77
	16.3	.4	PORTA5	78
	16.3	.5	PORTA6	79
	16.3		PORTA7	80
	16.3	.7	PORTC<7:0>	81
17	Instructi	on S	Set List	82
18	Docume	nt M	lodification Record	84
10	Contact	Info	rmation	25

1 Chip Architecture Introduction

1.1 Overall Operation Principle

CMT2281F2 is a digital analog integrated receiver MCU. It uses the crystal oscillator to provide the reference frequency and digital clock for PLL, and supports the OOK demodulation output from 1Kbps to 40Kbps, and supports the Duty-Cycle mode based on MCU program control. It is suitable for all kinds of low power consumption applications.




Figure 1-1. CMT2281F2 System Architecture

The chip uses LNA+MIXER+IFFILTER+LIMITTER+PLL low-IFarchitecture to achieve the Sub-GHz wireless receive function. The analog circuit mixes the RF signal to IF and converts the signal from analog to digital through the Limiter module, then outputs I/Q two single bit signals to the digital circuit for (G)FSK demodulation. At the same time, SARADC will convert the real-time RSSI signal to 8-bit digital signal, and send them to the digital part for OOK demodulation and other processing. The digital circuit is responsible for mixing the intermediate frequency to zero frequency (Baseband) and performing a series of filtering and decision processing, while AGC controlling the analog circuit dynamically, finally the 1-bit original signal is demodulated. After demodulation, the signal will be output to RFDATA directly.

The voltage and current sources of each analog module in the chip need to be calibrated through the digital part to work properly. The SPI communication port is used inside the chip, and the MCU controls the RF part according to the SPI serial port timing.

1.2 IO Pin Description




Figure 1-2. CMT2281F2 Pin Top View

Table 1-1.CMT2281F2 SOP16 Pin Description

Pin No.	Name	Туре	I/O		Function Description	
1	VDDL	Digital	O	Reference Voltage, needs to connect the external filter		
				capacitor.		
2	RFIN	Digital	1	RF Signal	Input, to the internal LNA	
3	GND	Digital	J	Chip Powe	r Ground	
				AVDD	RF part pin, RF Power Positive Pole	
4	AVDD/PC0 ^[1]	Analog	Ю	PC0	General IO, connects to the RF part inside	
					the chip	
				PA5	Only acts as Input, supports IOC ^[2]	
5	PA5/MCLRB	Analog	I	MCLRB	External Reset Input, be configured as	
					pull-up	
6	PA4	Digital	Ю	General IO	, supports IOC, be configured as pull-up.	
7	PA3	Digital	Ю	General IO	, supports IOC, be configured as pull-up.	
				PA2	General IO, supports IOC, be configured as	
					pull-up.	
8	PA2/T0CKI/INT/C1OUT	Digital	Ю	T0CKI	Timer0 Clock Input (Max=4MHz)	
				INT	External Interrupt Input	
				C1OUT	Comparator1 Output	
				PA0	General IO, supports IOC, be configured as	
					pull-up.	
9	PA0/C1IN+/ICSPCLK	Digital	Ю	C1IN+	Comparator Input+	
				ICSPCLK	Serial Port Clock signal in Debug/ Burning	
					mode	

Pin No.	Name	Туре	I/O		Function Description
				PA1	General IO, supports IOC, be configured as
					pull-up.
10	PA1/C1IN-/ICSPDAT	Digital	Ю	C1IN-	Comparator Input-
				ICSPDAT	Serial Port Data signal in Debug/ Burning
					mode
				PA7	General IO, supports IOC, be configured as
11	PA7/OSC1/CLKI	Digital	10		pull-up.
	1747000170214	Digital	.	OSC1	MCU Crystal pin
				CLKI	External Clock Input pin
				PA6	General IO, supports IOC, be configured as
12	PA6/OSC2/CLKO	Digital	Ю		pull-up.
		Digital.		OSC2	MCU Crystal pin
				CLKO	Test Clock Output
13	DVDD	Digital	I	Chip Powe	r Positive pole
				SDIO	3-wire SPI Serial Bus Data SDIO
		Digital	Ю	RFDATA	Output the demodulated data stream in the
14	PC4/SDIO/RFDATA				Rx status;
					Output the low level in the Sleep status.
					General IO, be connected to the RF part
					inside the chip.
15	NC				ed, suspended
16	XTAL	Analog	I	RF Crystal	Oscillator Input
			N	CSB	3-wire SPI Serial Bus Chip Selection bar
Internal	PC3/CSB ^[3]	Digital	10		CSB, with the pull-up resistor inside the chip.
Pin				PC3	General IO, be connected to the RF part
					inside the chip.
				SCLK	3-wire SPI Serial Bus Clock SCLK, with the
Internal	PC2/SCLK ^[3]	Digital	Ю		pull-down resistor inside the chip.
Pin		3		PC2	General IO, be connected to the RF part
				. 32	inside the chip.

Note:

- 1. AVDD controls the power supply by PC0 inside the chip, and does not need to connect the pin to 5V. If needing RF work, set the PC0 output to 1; if needing RF sleep, set the PC0 output to 0. For different power supply range, it is recommended as follows:
 - For 2.0V~3.6V power supply application, PC0/AVDD can be reconnected to VDDL;
 - For 3.0V~5.0V power supply application, PC0/AVDD and VDDL are separately suspended, only connect the filter capacitor with small capacity;
- 2. IOC is IO change wake-up, that is, port level edge jumping wake-up function;
- 3. PC3/CSB and PC2/SCLK are the internal control pins of the chip and have no the package terminals.
 - When CSB=1, PC4/SDIO/RFDATA is used for RFDATA.
 - When CSB=0, PC4/SDIO/RFDATA is used for SDIO.

2 RF Configuration and Control Mechanism

2.1 Working Mode and Status

There are two working modes for the OOK receiving function of CMT2281F2.

- Simple Work mode: Default entry mode on power-up
- Advanced Configuration mode: Configure the register and control the operation status through the SPI Bus

2.2 Simple Work Mode

2.2.1 Power-Up Initialization

After power-up, MCU does not control any RF parts (for the SPI configuration operation). RF automatically enters a Simple Work mode, which is a default mode. In this mode, only initializing the port of RF allows RF to work. The steps are as follows:

- 1. PC3/CSB setting is output, which is high.
- 2. PC2/SCLK setting is output, which is low.
- 3. AVDD/PC0 setting is output, which is high (power supply for RF).
- 4. PC4/SDIO/RFDATA setting is input (RFData begin to be sent to MCU)

In this mode, the multiply factor is fixed to 15.9875, so the target frequency and the crystal frequency are calculated according to the following formula:

$$F_{XTAL} = \frac{F_{RF}}{15.9875}$$
, 300 MHz $\leq F_{RF} \leq 480$ MHz

Among them, F_{XTAL} is the crystal frequency, F_{RF} is the target frequency, and the frequency range is from 300MHz to 480MHz.

For example:

- Only matching the peripheral crystal of the 27.1412MHz can implement the OOK receiving and demodulating at 433.92MHz.
- If the OOK receiving and demodulating is implemented at 315MHz, the crystal frequency is: 315MHz÷15.9875=19.7029MHz.

2.2.2 Simple Mode Status Switching

The typical application scenario of this mode is that POR (Power On Reset) is released, then TUNE (configurating the function, calibrating the frequency) is automatically carried out, and it enters the receiving, and it performs the Auto Cycle Reset in the later operation process (the cycle time is 16.8 seconds [Note]).




Figure 2-1. CMT2281F2 RF Part Default Mode Status Switching Diagram

2.2.3 Auto Cycle Reset Function

Auto Cycle Reset, as the name implies, periodically and automatically resets the CMT2281F2 RF part to the POR status, and then re-TUNEs and enters the Rx status. Its role is to prevent the chip from abnormality in various complex application environments due to unpredictable external factors, including configuration anomalies, frequency locking anomalies, voltage anomalies, and so on. When an abnormal operation cycle occurs, Auto Reset allows the chip to work again and restore normal. The timing of Auto CycleReset is shown as follows:




Table 2-2.CMT2281F2 RF Part Auto Cycle Reset Timing Diagram

After the first power on the chip, the RF internal POR is released; after a fixed 4 second, the RF part will be automatically reset for the first time (MCU is independent and not involved). Subsequently, the RF part will periodically reset according to 16.8 seconds operation time. After each reset, the chip will re-execute the power-up process once, that is, execute the action of TUNE (abbreviated to T) and then enter the Rx.

Because the time of T is very short (relative to the 16.8 seconds operation cycle), it is less than 5ms. Therefore, during the use of CMT2001, the intuitive feeling is that the chip has been in the Rx status, and the process of automatic reset is transparent to users.

Note:

The 16.8 seconds of the operation cycle is generated by the RF part LFOSC as clock base, and it has the +/-30% changes with the temperature of the operation environment. Therefore, it is calculated in 16.8 seconds, that is, the range is 11.76 seconds to 21.84 seconds.

2.2.4 Low Power Processing

In the Simple Work mode, the low power consumption for RF is very simple. It only needs to set PC0/AVDD to 0 as an output. But it is important to note that PC3/CSB and PC2/SCLK need to be set to high resistance input because of internal Pull-up or Pull-down.

When restoring the work, first switch PC3/CSB to output, set it to 1; then switch PC2/SCLK to output, set it to 0, and finally set PC0/AVDD to 1as an output.

2.3 Advanced Configuration Mode

When users need to achieve more functions and higher performance, such as: the target operation frequency is 868MHz, the target transmission rate need to be up to 20Kbps, and so on, they need to use the advanced configuration mode. In this mode:

- Select more frequency multiplication ratio coefficients to achieve the frequency range coverage of 300MHz ~ 960MHz.
- Select the appropriate bandwidth to improve the reception effect.
- Support more rate selection and support high rate communication applications.

2.3.1 Work Status

The advanced configuration mode can control the status switching of the RF part through the SPI, as shown in the following figure:




Figure 2-3. CMT2281F2 RF Part Manual Work Mode Status Switching Diagram

2.3.2 Initialization of configuration parameters and configuration process

In the advanced configuration mode, the RF part needs the initial operation of the MCU by configuring the registers through the SPI (INI in Figure 2-3), while the configuration parameters need to be exported for the equivalent use by CMT2210LH on RFPDK. The specific way is: users fill the needed operation frequency and the rate in the interface of RFDPK, click Export, the software will automatically convert the user needs into the configuration register values (table), then configure these parameters to RF part through SPI. Users do not need to understand the specific meanings of these parameters.

The configuration interface of RFPDK is as follows:




Figure 2-4. Configuration Interface of CMT2210LH RFPDK

The user clicks on Export, and RFPDK will export an".exp" file, as shown below:

:-----; CMT2210LH Configuration File Generated by CMOSTEK RFPDK 1.46 Beta 2017.11.06 16:04 Mode = Advanced = CMT2210LH Part Number Frequency = 433.920 MHz Xtal Freq. = 27.1412 MHz Demodulation = 00K Data Rate = 2.4 kbps ; Tx Freq. Offset = 75 kHz ; RxXtalTol. = 20 ppm ; AGC = On **Auto Reset Time** = 16.8 Sec ; BW Options = Auto-Select **Demod Method** = Middle

= 31

Long-Zero Number

```
Auto Squelch Enable
                            = Off
  Auto Squelch Options
                            = NA
  Auto Squelch TH
                            = NA
  FILE CRC
                            = 5618
  The following are the EEPROM contents
0x25EC
0x10D0
0x0100
0xA0DD
0x0BA1
0xE150
0x0000
0xDE10
0x54A5
0xA7C4
0x009C
0x0001
0x563E
0x0000
0x0000
0x0080
  The following is the CRC result for
  the above EEPROM contents
0x5618
  The following are for CMOSTEK
  use, customers can ignore them
0x0000
0x0010
```

In the files exported above, the displayed content that RF needs to be configured (the red font) can be completed by writing the register. Therefore, the user needs to convert the 16-bit data format into the 8-bit register content format. The method of conversion is that for each 16-bit Word, the upper 8-bit is an odd number address, and the lower 8-bit is an even number address. The user only needs to convert the first 13 Words, and the register address range is 0x00 - 0x19, and the last 3 Words can be ignored. In this example, the contents of the converted register are as follows:

Table 2-1. CMT2281F2 Parameter List

16-bitWord	Register	8-bit Register
16-DILVVOIU	Address	Content
0x2E5C	0x00	0x5C
UXZESC	0x01	0x2E
0x10D0	0x02	0xD0
00000	0x03	0x10
0x0100	0x04	0x00
000100	0x05	0x01
0xA0DD	0x06	0xDD
UXAUDD	0x07	0xA0
0x0BA1	0x08	0xA1
UXUBAT	0x09	0x0B
0xE150	0x0A	0x50
UXE 150	0x0B	0xE1
0x0000	0x0C	0x00
000000	0x0D	0x00
0xDE10	0x0E	0x10
UXDETU	0x0F	0xDE
0x54A5	0x10	0xA5
0X34A3	0x11	0x54
0xA7C4	0x12	0xC4
0XA7 C4	0x13	0xA7
0x009C	0x14	0x9C
0,0090	0x15	0x00
0x0001	0x16	0x01
0,0001	0x17	0x00
0x563E	0x18	0x3E
UADUSE	0x19	0x56

The following is the INI (initialization) process:

- 1. After power on, the chip will automatically enter the RX, and the user can ignore it. Set AUTO_RESET_DIS (0x21<6>) to 1, and turn off the automatic cycle reset.
- 2. Send the soft reset command, wait for 5ms, and confirm that the chip reenters the RX status.
- 3. Send the go_stby command to confirm that the chip enters the STBY status.
- 4. Convert the 16-bit Word content exported by RFPDK to 8-bit register content, and configure it to address 0x00 0x19.
- 5. Set CONF_RETAIN (0x21<5>) to 1, turn off the EEPROM copy function, that is, keep the configuration register to maintain the same function
- 6. Send the go_rx command and wait for 1ms to confirm that the chip is in the RX status.
- 7. Since then, the user can freely repeat the step3 and step4, switching between the STBY and the RX

status.

- 8. If the chip stays in the STBY status for a long time in the application process, when users need to receive, it is suggested that users use soft reset to exit the STBY status and reenter the RX status each time, so that the chip can be reprocessed a series of calibrations to maintain the best performance.
- 9. If the chip is reset during the application process, it is necessary to redo from the step3 to step8 to complete the chip configuration.

2.3.3 Control Register

The user needs to know and master the control register about the RF status. The following is the overview of this part of the registers:

Table 2-2. RF Part Registers Overview Table inside CMT2281F2

Address	R/W	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bank
0x20	RW	CUS_PWR_CTL	RESV	PD_XO_DLDO_SEL	PD_XO	PD_DLDO	PD_LFOSC_SEL	PD_LFOSC	LV_RSTN_SEL	LV_RSTN	
0x21	RW	CUS_FUNC_EN	HIGH_SPEED_SPI_EN	AUTO_RESET_DIS	CONF_RETAIN	RESV	RESV	RESV	RESV	RESV	HV控制区
0x22	RW	CUS_MODE_CTL	CHIE	CHIP_MODE_STA <2:0>			CHIP_MODE_SWT <3:0>				(0x20 - 0x24)
0x23	R	CUS_RSSI_READ				RSSI_DBM	1 < 7:0>				(UX2U - UX24)
0x24	R	CUS_LBD_RESULT		LBD RESULT <7:0>							
0x3F	W	CUS_SOFTRST		SOFTRST							
注意:请不要改动RESV位的值,维持默认值即可											

Table 2-3. CUS_PWR_CTL Register Function Description

Register Name	Bits	R/W	Bit Name	Function Description				
	6	RW	PD_XO_DLDO_SEL	XO and DLDO manual control selection bit 0: Internal control (default) 1: Manual control				
	5	RW	PD_XO	XO manual switch: 0: Open (default) 1: Close The bit takes effect only when PD_XO_DLDO_SEL = 1				
CUS_PWR_CTL (0x20)	4	RW	PD_DLDO	DLDO manual switch: 0: Open (default) 1: Close The bit takes effect only when PD_XO_DLDO_SEL = 1				
	3	RW	PD_LFOSC_SEL	LFOSC manual control selection bit 0: Internal control (default) 1: Manual control				
	2	RW	PD_LFOSC	LFOSC manual switch: 0: Open (default) 1: Close The bit takes effect only when PD_LFOSC_SEL = 1				

Register Name	Bits	R/W	Bit Name	Function Description
				LV reset manual control selection bit
	1	RW	LV_RSTN_SEL	0: Internal control (default)
				1: Manual control
				LV reset manual switch:
				0: Open (default)
	0	RW	LV_RSTN	1: Close
				The bit takes effect only when LV_RSTN_SEL =
				1

Table 2-4. CUS_FUNC_EN Register Function Description

Register Name	Bits	R/W	Bit Name	Function Description
	7	RW	HIGH_SPEED_SPI_EN	SPI bus rate upper limit selection: 0: Upper limit is 500KHz
	•			Upper limit is 2MHz
				Automatic periodic reset enabled bit:
	6	RW	AUTO_RESET_DIS	0: Enable (default)
CUS_FUNC_EN				1: Disable
(0x21)				Disable the copy EEPROM function, that is,
				retain the function of the configuration
	5	RW	CONF RETAIN	register unchanged. (Effective for soft reset,
	5	ITAN	CONF_RETAIN	except power on).
				0: Disable(default)
				1: Enable

Table 2-5. CUS_MODE_CTL Register Function Description

Register Name	Bits	R/W	Bit Name Function Description	
CUS_MODE_CTL (0x22)	7:5	R	CHIP_MODE_STA<3:0>	Chip status: 000: IDLE, the transient status of power-up, please ignore it. 010: STBY, standby status 100: RX, receiving status Others: Transition status or invalid status, please ignore it.
	3:0	RW	CHIP_MODE_SWT<3:0>	Status switching commands: 0010: go_stby 1000: go_rx Others: not allowed to send.

Table 2-6. CUS_RSSI_READ Register Function Description

Register Name	Bits	R/W	Bit Name	Function Description
				The current signal intensity value, the range
CUS_RSSI_READ	7:0	R	RSSI DBM	is 0~255, the higher the value, the stronger
(0x23)	7.0	K	K99I_DPIM	the signal, please see this chapter 2.3.9 in
				detail.

Table 2-7. CUS_LBD_RESULT Register Function Description

Register Name	Bits	R/W	Bit Name	Function Description
CUS_LBD_RESULT (0x24)	7:0	R	LBD_RESULT	The power supply voltage measurement value, please see the chapter 2.3.10 in detail.

Table 2-8. CUS_SOFTRST Register Function Description

Register Name	Bit	R/W	Bit Name	Function Description
CUS_SOFTRST (0x3F)	7:0	W	SOFTRST	The soft reset command of RF part, send 0xFF, and please see the chapter 2.3.5 in detail.

2.3.4 Detailed Description of the Operation Status

POR Status and Power-up Flow

After AVDD/PC0 is set to 1 and powered up, the RF part usually needs to wait for about 1ms, then POR will release. After the release of the POR, the crystal will start, the start time default is N ms, according to the characteristics of the crystal itself. After starting, the chip needs to wait for the crystal settled, then the system start working. The default setting is 2.48ms* (1 +/- 30%) . The error is because the chip is counted by LFOSC. The chip remains in the IDLE status until the crystal is settled. After the settled crystal, the chip will leave the IDLE status and begin to do the calibration of each module. After the calibration is completed, the chip will automatically enter the RX status. At any time, as long as the soft reset or the automatic cycle reset, the chip will go back to the IDLE and re-execute the power-up process once.




Figure 2-5. CMT2281F2 RF Part Power-up Flow Chart

INI Process

INI is not a status, but it refers to the initialization process mentioned in the previous article, which is switched from the power-up default work mode to the manual work mode. This process only needs to be done once on the first power-up of the chip.

TUNE Status

This status is not visible to the user. It is completed automatically by the chip, which includes the work of EEPROM parameter copy and frequency correction. The EEPROM copy will make all the configuration parameters effective.

STBYStatus

At STBY, the crystal is opened, and the LDO of the digital circuit will be opened, but the demodulation circuit is closed, and the STBY stauts current is much less than the Rx status.

RX Status

All modules on the receiver in RX status will be opened. Switching from STBY to RX needs to add the PLL calibration and settled time of the 250us.

2.3.5 Soft Reset (Softrst)

RF part soft reset is achieved by writing 0xFF to the address 0x7F through the SPI. After receiving this command, the chip will immediately reset and return to the IDLE status, and immediately re-execute the power-up process. So after the user sends the soft reset command, he could not query the IDLE status because the status flashes across. Usually, soft reset is more suitable for operation in advanced configuration mode, because in simple work mode, there will be automatic cycle reset function (see the chapter 2.2.3 automatic cycle reset function).

In the case of advanced configuration mode, the automatic cycle reset function is disabled according to the initialization process (INI, see the chapter 2.3.2), so the RF is completely controlled by the MCU.In order to better deal with the complicated operation environment, users need to consider in the design of software through periodic soft reset (soft_reset) command to RF, so that RF can better adapt to the complex operation environment. After the soft_reset, the chip will still maintain the configuration as before (because CONF_RETAIN is enabled),unless the chip powersoff and powers on again (such as setting the PC0/AVDD to 0 as an output, cutting the RF power, and then restoring the PC0/AVDD to 1 as an output). After restoring the default simple work mode, the automatic cycle reset function can be enabled.

2.3.6 Low Power Consumption Processing

In the advanced configuration mode, there are two ways of RF low power processing.

- 1. Using PC0/AVDD to control the power of the RF part directly, this way can completely cut the RF power, and also completely enter the lowest power consumption status. However, it is necessary to pay attention that it is the process of re power on reset (POR) when power supply is supplied to the RF part again. So if the user is in the manual mode, it will need another initialization process after power supply (see the section 2.3.5 in this chapter). In addition, the way of setting up the SPI port is the same as the low power processing in the simple work mode. See the section 2.2.4 in this chapter.
- 2. Keep the continuous power supply of the PC0/AVDD and send the go_stby command through the SPI to enter the low power status. The advantage is that RF does not need to power off or need to do the initialization process of the power on reset (POR) frequently. But the disadvantage is also obvious, it can not completely achieve zero power consumption. Because in the STBY status, there are several parts of the circuit in power consumption, such as crystal, LDO of digital circuit (see the Table 2-9 and the Table 2-10), but users can manually turn off part of the circuit in the STBY status to make it enter the corresponding low power status. The details can be combined with Table 2-9 and Table 2-10, and are handled according to the "Closing process" and "Opening process" below.

Table 2-9. CMT2281F2RF Status and Module Opening Table

Status	Binary code	Switching command	Opening module
IDLE	000	soft_rst	5V-PAD, POR
STBY	010	go_stby	5V-PAD, POR, XTAL, DLDO, LFOSC

Status	Binary code	Switching command	Opening module
FS	011	go_fs	5V-PAD, POR, XTAL, DLDO, LFOSC, PLL
RX	100	go_rx	5V-PAD, POR, XTAL, DLDO, LFOSC, PLL, LNA+MIXER+IF

Table 2-10. RF Status Module Power Table

Functional module	Current
5V-PAD	150 uA
POR	5 uA
XTAL	400 uA
DLDO	80 uA
LFOSC	20 uA

Note:

- 1. The power-down is controlled by PC0/AVDD. Before controlling the power-down, PC3/CSB and PC2/SCLK must be set to 0 or switched to a high resistance status only as input, so that the current will be affected by CSB pull-up and SCLK pull-down.
- 2. Besides 5V-PAD and POR must be open all the time, and XTAL, DLDO and LFOSC can be closed manually. The user can configure the following registers through SPI according to the fixed steps, so as to achieve the power saving effect by opening and closing the 2 modules. (Simply speaking, in the manual mode, PC0/AVDD power is held, and the leakage current status of 155uA can be achieved through SPI).

Closing process (must be executed in the STBY status):

- 1) Set PD XO DLDO SEL to 1;
- 2) Set LV_RSTN_SEL to 1;
- 3) Set PD_LFOSC_SEL to 1;
- 4) Set PD_XO to 1;
- 5) Set LV RSTN to 0;
- 6) Set PD_DLDO to 1;
- 7) Set PD_LFOSC to 1;

Opening process (must be executed after closing process, also in the STBY status, if it is not opened, the chip does not work properly):

- 1) Set PD_DLDO to 0, wait for 200us;
- 2) Set LV_RSTN to 1;
- 3) Set PD_XO to 0, wait for 5ms;
- 4) Set PD_LFOSC to 0;
- 5) Set LV RSTN SEL to 0;
- 6) Set PD_XO_DLDO_SEL to 0;
- 7) Set PD_LFOSC_SEL to 0;

2.3.7 RF Control Interface Timing

The RF part of the chip is controlled by the 3-wire SPI interface. MCU port PC3 is connected to CSB, which is the serial port Chip Selection Bar signal, active low. PC2 is connected to SCLK, which is Serial Clock. The fastest speed can reach 2MHz (HIGH_SPEED_SPI_EN needs to be opened), the fastest speed can reach 500kHz in the case of closing the enabled pin.It sends the data on the falling edge of SCLK, and collects the data on the rising edge.PC4 is connected to SDIO, which is abi-directional port, used for input and output data. Both the address and the data are sent from the MSB.

When the RF part is accessed, the PC3 (CSB) needs to be pulled down. Then a R/W bit is sent at first, followed by the 7-bit register address. After PC3 (CSB) is pulled down, it is necessary to wait for at least half a PC2 (SCLK) cycle to start sending the R/W bit. After sending the last falling edge of PC2 (SCLK), the chip must wait for at least half a SCLK cycle, and then pull the PC3 (CSB) high.




Figure 2-6. SPI Read Register Timing




Figure 2-7. SPI Write Register Timing

2.3.8 OOK Demodulation and Clock Recovery

CMT22281F2 has the function of COUNTING clock recovery and the duty ratio adjustment of output pulse width. At the same time, there are two demodulation output modes: Middle (default) and Average (an average filter is used to deburr for the demodulation output, and the chip can decide whether to use it according to the actual test effect). These demodulation and clock recovery are consistent with CMT2210LH, so the equivalent configuration parameters can be set by CMT2210LH on RFPDK, which is only suitable for the advanced

configuration mode, and the simple work mode is fixed to the Middle mode.

2.3.9 RSSI Detection and Reading

The purpose of the RSSI measurement is to allow the user to accurately read the current signal intensity. When the Tx power is fixed, the user can read the value of the received signal RSSI, which can reflect the communication distance to a certain extent. The RSSI measurement is real-time. It can output the value of the RSSI in the unit of dBm while receiving the signal. The following is the schematic diagram of the RSSI measurement.




Figure 2-8. RSSI Measurement and Contrast Structure Diagram in OOK Mode

OOK is amplitude modulation, RSSI will show high and low jumping, but users need the RSSI value of a constant representative signal 1. Therefore, the PEAK DETECTOR will be used to extract the peak value in the circuit (that is, the value of RSSI is 1) as a stable RSSI value. This value will be converted to a unit of dBm and then updated to the readable RSSI_DBM (0x23) register in real time.

When the value of the RSSI_DBM is detected, the user can also use it to compare with a custom 8-bit threshold. When RSSI is higher than the threshold, enable the demodulation output. When RSSI is lower than the threshold, disable the demodulation output. This is the principle of using the RSSI contrast to achieve the demodulation output mute. Besides, in addition to using RSSI_DBM to mute, users can also choose to use the chip real-time detection of SNR to mute. The threshold set by user is a code value corresponding to SNR. The conversion relation is 3 codes corresponding to 1dB. For example, if users want to demodulate to output the mute when SNR is less than 10 dB, then the threshold is set to $30^{[note]}$.

Note:

The mute function setting can be done on the RFPDK and is only applicable to the Average demodulation mode; the Middle demodulation mode does not support it.

2.3.10 Battery Voltage Detection

The RF part has the power supply voltage detection function. The operation principle is that the RF part measures the power voltage when entering the Rx status. The result of measurement is stored in LBD_RESULT (0x24), and the conversion formula is as follows:

VDD =
$$4.8 \text{ V} \times \text{LBD_RESULT} \div 255$$

Note:

Because the voltage measurement is not real time, it is only once when it enters the Rx status. So when the user needs to measure, it is recommended to switch to STBY and then switch back to the Rx, triggering the voltage measurement.

3 Program Memory

The program address register is 13-bit.Maximum supports for access to 8K Bytes space(0x0000~0x1FFF).But the actual chip memory is 2K Words, plus 4 additional user configuration banks (UCFGx) and factory configuration banks (FCFGx), the total is 64 Words.They are made up of EEPROM.

Among them, the 0~0x7FF is the main program bank, the 0x800~0x1FFF is unimplemented bank which is reserved. The user and factory configuration information bank is 0x2000~0x203F.




Figure 3-1. Program Space Address Mapping

4 Special Function Register(SFR)

4.1 Address Mapping

4.1.1 Bank0 SFR

Table 4-1.Bank0 Register List

ADDR	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	POR reset
0	INDF	P	Access the dat	a memory	by using the	content c	of FSR(non a p	ohysical regi	ster)	xxxx xxxx
1	TMR0				Timer	0<7:0>				xxxx xxxx
2	PCL				Program C	ounter<7	:0>			0000 0000
3	STATUS	-	-	PAGE	/TF	/PF	Z	HC	С	01 1xxx
4	FSR			Indire	ect Data Mem	ory Addre	ss Pointer			
5	PORTA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	00x0 0000
6										
7	PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	0000 0000
8										
9										
Α	PCLATH	-	-	-		Pro	gram Counte	r<13:8>		0 0000
В	INTCON	GIE	PEIE	TOIE	INTE	PAIE	T0IF	INTF	PAIF	0000 0000
С	PIR1	EEIF	CKMEAIF	-	C2IF	C1IF	OSFIF	TMR2IF	-	00-0 000-
D										
E										
F										
10										
11	TMR2				Timer	2<7:0>				0000 0000
12	T2CON	-		TOUTPS	S<3:0>		TMR2ON	T2CK	PS<1:0>	-000 0000
13										
14										
15										
16										
17										
18	WDTCON	-	-	-		WDT	PS<3:0>		SWDTEN	0 1000
19	CMCON0	C2OUT	C1OUT	C2INV	C1INV	CIS		CM<2:0>		0000 0000
1A	PR0				PR0	<7:0>		ı		1111 1111
1B	MSCKCON	-	-	-	SLVREN	-	CKMAVG	CKCNTI	-	0 -00-
1C	SOSCPPRL				SOSCE	PR<7:0>				1111 1111
1D	SOSCPRH	-	-	-	-		SOSC	PR<11:8>		1111
1E										
1F										
20-7F				Bank0's SF	RAM, which is	general F	RAM of 96Byte	S.		xxxx xxxx

4.1.2 Bank1 SFR

Table 4-2.Bank1 Register List

ADDR	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	POR	reset
80	INDF	А	ccess the data	memory by	using the co	ntent of FSR	(non physical	al registers)		xxxx	xxxx
81	OPTION	/PAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111	1111
82	PCL			F	Program Cou	nter<7:0>				0000	0000
83	STATUS	-	-	PAGE	/TF	/PF	Z	HC	С	01	1xxx
84	FSR			Indirect	Data Memory	Address Poir	nter				
85	TRISA	TRIS	6A<7:6>	PA5		Т	RISA<4:0>	,	\ _ (11x1	1111
86											
87	TRISC				TRISC<	7:0>				1111	1111
88											
89											
8A	PCLATH	-	1	-		Prograr	m Counter<1	3:8>		0	0000
8B	INTCON	GIE	PEIE	TOIE	INTE	PAIE	TOIF	INTF	PAIF	0000	0000
8C	PIE1	EEIE	CKMEAIE	-	C2IE	C1IE	OSFIE	TMR2IE	-	00-0	000-
8D											
8E	PCON							/POR	/BOR		q q
8F	OSCCON	LFMOD		IRCF<2:0>		OSTS	HTS	LTS	scs	0101	x000
90											
91										0000	0000
92	PR2			PR2<	7:0>, Timer2	period registe	r			1111	1111
93											
94											
95	WPUA	WPL	JA<7:6>	-		V	VPUA<4:0>			11-1	1111
96	IOCA				IOCA<7	:0>					
97											
98											
99	VRCON	VREN	1	VRR	-		VR<3	:0>		0-0-	0000
9A	EEDAT				EEDAT<	7:0>				0000	0000
9B	EEADR				EEADR<	7:0>				0000	0000
9C	EECON1	-	-	WREN3	WREN2	WRERR	WREN1	-	RD	00	x 0 - 0
9D	EECON2	-	-	-	-	-	-	-	WR		0
9E											
9F											
A0-BF			Ва	ank1's SRAN	M, which is ge	eneral RAM o	of32Bytes.			xxxx	xxxx
C0-EF											
F0-FF				SRAM,	Access Bank	0's 0x70 ~ 0x	7F.			xxxx	xxxx

Note:

1. INDF is not a physical register.

- 2. The gray part is unimplemented, please do not access.
- 3. "-" indicates that it is unimplemented; the unimplemented register bits can not be used or written as 1. It is used for subsequent chip upgrading.

4.1.3 TMR0 (Addr:0x01)

Table 4-3. TMR0 Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR0			Timer	0<7:0>, Co	unt result re	egister		
Reset	Х	Х	Х	Х	Х	Х	X	Х
Туре				R'	W			

4.1.4 STATUS (Addr:0x03)

Table 4-4. STATUS Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
STATUS	-	-	PAGE	/TF	/PF	Z	HC	С
Reset	-	-	0	1	1	Χ	Х	Х
Туре	-	-	RW	R	R	RW	RW	RW

Table 4-5. STATUS Bit Function Description

Bit	Name	Function
7:6	-	No function, read as "0"
		Register Bank Select bit:
5	PAGE	0 = Bank0 (00h-7Fh)
		1 = Bank1 (80h-FFh)
		Time-out Bit
4	/TF	1 = After power-up, CLRWDT instruction or SLEEP instruction
		0 = A WDT time-out occured.
		Power-down Bit
3	/PF	1 = After power-up or by the CLRWDT instruction
		0 = By executation of the SLEEP instruction
		Zero bit
2	Z	1 = The result of an arithmetic or logic operation is zero
		0 = The result of an arithmetic or logic operation is not zero
		Half-carry/borrow bit (ADDWF、ADDLW、SUBLW、SUBWF instructions)
1	HC	1 = A carry/borrow from the 4 th low-order bit of the result occurred
		0 = No carry/borrow from the 4 th low-order bit of the result occurred
		Carry/borrow bit(ADDWF、ADDLW、SUBLW、SUBWF instructions)
0	С	1 = A carry/borrow from the Most Significant bit of the result occurred
		0 = No carry/borrow from the Most Significant bit of the result occurred

Table 4-6. Flag Situation in Each Reset Status

/TF	/PF	Condition
1	1	Power on or Low Voltage Reset
0	u	WDT reset
0	0	WDT wake-up
u	u	MCLR reset during normal operation
1	0	MCLR reset during Sleep

Note:

- The Status register can also be the destination for any instruction, like any other register. If the
 Status register is the destination for an instruction that affects the Z, HC, or C bits, then the write
 tothese three bits is disabled. These bits are set to 1 or cleared according to the device
 logic. Therefore, the result of an instruction with the Status register as destination may be different
 than intended.
- 2. It is suggested that only using the BCR, BSR, SWAPR and STR instructions change the Status register.

4.1.5 PORTA (Addr:0x05)

Table 4-7. PORTA Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PORTA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Reset	Х	Х	X	X	Х	Х	Х	Х
Туре	RW	RW	R	RW	RW	RW	RW	RW

Table 4-8. PORTA Bit Function Description

Bit	Name	Function
7	PA7	PORTA7 data
6	PA6	PORTA6 data
5	PA5	PORTA5 only has the input function. There is no corresponding output data register.
4	PA4	PORTA4 data
3	PA3	PORTA3 data
2	PA2	PORTA2 data
1	PA1	PORTA1 data
0	PA0	PORTA0 data

4.1.6 PORTC (Addr:0x07)

Table 4-9. PORTC Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Reset	Х	Х	Х	Х	Х	Х	Х	Х
Туре	RW							

Table 4-10. PORTC Bit Function Description

Bit	Name		Function
7	PC7	PORTC7 data	
6	PC6	PORTC6 data	
5	PC5	PORTC5 data	
4	PC4	PORTC4 data	
3	PC3	PORTC3 data	
2	PC2	PORTC2 data	X
1	PC1	PORTC1 data	
0	PC0	PORTC0 data	

4.1.7 INTCON (Addr:0x0B)

Table 4-11. INTCON Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTCON	GIE	PEIE	TOIE	INTE	PAIE	TOIF	INTF	PAIF
Reset	0	0	0	0	0	0	0	0
Туре	RW							

Table 4-12. INTCON Bit Function Description

Bit	Name	Function				
		Global Interrupt Enable bit				
7	GIE	1 = Enable all unmasked interrupts				
		0 = Disable all interrupts				
		Peripheral Interrupt Enable bit				
6	PEIE	1 = Enable all unmasked peripheral interrupts				
		0 = Disable all peripheral interrupts				
		Timer0 Overflow Interrupt Enable bit				
5	T0IE	1 = Enable				
		0 = Disable				

1	ĺ	DAOUNT Fotom all Internet Footble 1-1
		PA2/INT External Interrupt Enable bit
4	INTE	1 = Enable
		0 = Disable
		PORTA Change Interrupt Enable bit
3	PAIE	1 = Enable the PORTA<7:0> change interrupt
		0 = Disable the PORTA<7:0> change interrupt
		Timer0 Overflow Interrupt Flag bit
2	T0IF	1 = Timer0 register has overflowed (must be cleared in software)
		0 = Timer0 register does not overflow
		PA2/INT External Interrupt Flag bit
1	INTF	1 = PA2/INT external interrupt occurred (must be cleared in software)
		0 = PA2/INT external interrupt does not occur
		PORTA Change Interrupt Flag bit
0	PAIF	1 = Any one or more ports of PORTA<7:0>have changed state (must be cleared in
	FAIF	software)
		0 = None of the PORTA<7:0> have changed state

4.1.8 PIR1 (Addr:0x0C)

Table 4-13. PIR1 Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PIR1	EEIF	CKMEAIF	-	C2IF	C1IF	OSFIF	TMR2IF	-
Reset	0	0	4	0	0	0	0	-
Туре	RW	RW	/ - V	RW	RW	RW	RW	-

Table 4-14. PIR1 Bit Function Description

Bit	Name	Function
		EEPROM Write OperationInterrupt Flag bit
7	EEIF	1 = The write operation completed(must be cleared in software)
		0 = The write operation has not completed
		Fast clock measuring slow clock operation Interrupt Flag bit
6	CKMEAIF	1 = Fast clock measuring slow clock operation completed(must be cleared in software)
		0 = Fast clock measuring slow clock operation has not completed
5	-	Reserved-bit, can not be written as "1"
		Comparator2 Interrupt Flag bit
4	C2IF	1 = Comparator2 output has changed
		0 = Comparator2 output has not changed
		Comparator1 Interrupt Flag bit
3	C1IF	1 = Comparator1 output has changed
		0 = Comparator1 output has not changed

2	OSFIF	Oscillator Fail Interrupt Flag bit 1 = System oscillator failed, clock input has changed to INTOSC(must be cleared in software) 0 = System clock runs normally
1	TMR2IF	Timer2 to PR2 Match Interrupt Fag bit 1 = Timer2 to PR2 match occurred(must be cleared in software) 0 = Timer2 to PR2 match has not occurred
0	-	Reserved-bit, can not be written as "1"

4.1.9 TMR2 (Addr:0x11)

Table 4-15. TMR2 Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
TMR2		TMR2<7:0>									
Reset		0000 0000									
Туре				R'	W						

4.1.10 T2CON (Addr:0x12)

Table 4-16. T2CON Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T2CON	-		TOUTP	S<3:0>	TMR2ON	T2CKPS<1:0>		
Reset	-		00	00	0	0	0	
Туре	-		R'	W	RW	R'	W	

Table 4-17. T2CON Bit Function Description

Bit	Name	Function				
7		Reserved-bit, read as "0"				
		Timer2 Output Postscale Select bits				
		0000 = 1:1 postscale				
		0001 = 1:2 postscale				
		0010 = 1:3 postscale				
		0011 = 1:4 postscale				
		0100 = 1:5 postscale				
6:3	TOUTPS<3:0>	0101 = 1:6 postscale				
		0110 = 1:7 postscale				
		0111 = 1:8 postscale				
		1000 = 1:9 postscale				
		1001 = 1:10 postscale				
		1010 = 1:11 postscale				
		1011 = 1:12 postscale				

		1100 = 1:13 postscale				
		1101 = 1:14 postscale				
		1110 = 1:15 postscale				
		1111 = 1:16 postscale				
		Timer2 On bit				
2	TMR2ON	1 = Timer2 is on				
		0 = Timer2 is off				
		Timer2 Clock Prescale Select bits				
1:0	T20KD0 < 1:0>	00 = 1:1 Prescaler is 1				
1.0	T2CKPS<1:0>	01 = 1:4 Prescaler is 4	* (A)			
		1x = 1:16 Prescaler is 16	4/0			

4.1.11 WDTCON (Addr:0x18)

Table 4-18. WDTCON Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WDTCON	-	-	-		WDTP	S<3:0>		SWDTEN
Reset	-	-	-	0	1	0	0	0
Туре	-	-	-	RW	RW	RW	RW	RW

Table 4-19. WDTCON Bit Function Description

Bit	Name	Function				
7:5	-	Reserved-bits, read as "0"				
4:1	WDTPS<3:0>	Watchdog Timer Period Select Bits 0000 = 1:32 0001 = 1:64 0010 = 1:128 0011 = 1:256 0100 = 1:512 (Reset value) 0101 = 1:1024 0110 = 1:2048 0111 = 1:4096 1000 = 1:8192 1001 = 1:16384 1010 = 1:32768 1011 = 1:65536 11xx = 1:65536				
0	SWDTEN	Software Enable or Disable the watchdog timer 1 =WDT is turned on 0 =WDT is turned off				

4.1.12 CMCON0 (Addr:0x19)

Table 4-20. CMCON0 Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CMCON0	C2OUT	C1OUT	C2INV	C1INV	CIS		CM<2:0>	
Reset	0	0	0	0	1	0	0	0
Туре	R	R	RW	RW	RW	RW	RW	RW

Table 4-21. CMCON0 Bit Function Description

Bit	Name	Function
		Comparator2 Output bit
		When C2INV is 0,
		1: C2VIN+ > C2VIN-
7	C2OUT	0: C2V IN+ < C2VIN-
		When C2INV is 1,
		1: C2VIN+ < C2VIN-
		0: C2V IN+ > C2VIN-
		Comparator1 Output bit
		When C1INV is 0,
		1: C1VIN+ > C1VIN-
6	C1OUT	0: C1V IN+ < C1VIN-
		When C1INV is 1,
		1: C1VIN+ < C1VIN-
		0: C1V IN+ > C1VIN-
		Comparator2 Output Inversion bit
5	C2INV	0 = No inverted
		1 = Inverted
		Comparator1Output Inversion bit
4	C1INV	0 = No inverted
		1 = Inverted
1		Comparator Input Switch bit
		When CM[2:0]=010,
		1 = C1IN+ connects to C1VIN+, C2IN+ connects to C2VIN+
3	CIS	0 = C1IN- connects to C1VIN-, C2IN- connects to C2VIN-
		When CM[2:0]=001,
		1 = C1IN+ connects to C1VIN+
		0 = C1IN- connects to C1VIN-
		Comparator Mode Select bits
		000 = The comparator is turned off, and the CxIN pin is the analog IO pin
2:0	CM<2:0>	001 = Three inputs multiplexed to two comparators
		010 = Four inputs multiplexed to two comparators
		011 = Two common reference comparators

	100 = Two independent comparators
	101 = One independent comparator
	110 = Two common reference comparators with outputs
	111 = The comparator is turned off, and the CxIN pin is the digital IO pin

4.1.13 PR0 (Addr:0x1A)

Table 4-22. PRO Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PR0	PR0<7:0>							
Reset		0xFF						
Туре			RW					

Table 4-23. PR0 Function Description

Bit	Name	Function				
7:0	PR0<7:0>	Timer0 period (comparison) register				

4.1.14 MSCKCON (Addr:0x1B)

Table 4-24. MSCKCON Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MSCKCON	-	-		SLVREN	-	CKMAVG	CKCNTI	-
Reset	-	-	-	0	-	0	0	-
Туре	-	-		RW	-	RW	RW	-

Table 4-25. MSCKCON Bit Function Description

Bit	Name	Function				
7:5	-	Reserved-bits, can not be written as"1"				
		Software Control LVR Enable bit				
4	SLVREN	1 = When UCFG<1:0> is 00, enable LVR.				
		0 = No matter what value of UCFG<1:0> is, disable LVR				
3	-	Reserved-bit, can not be written as"1"				
		Measurement average mode of fast clock measuring slow clock cycle				
2	CKMAVG	1 = Open the average mode(Automatically measure and accumulate four times)				
		0 = Close the average mode				
		Fast clock measuring slowclock cycle Enable bit				
1	CKCNTI	1 = Enable fast clock measuring slowclock cycle.				
'	CRCIVII	0 = Disable fast clock measuring slowclock cycle.				
		Note: The bit will automatically return to zero after the measurement is completed.				
0	-	Reserved-bit, can not be written as"1"				

4.1.15 SOSCPR (Addr:0x1C/0x1D)

Table 4-26. SOSCPRL Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SOSCPRL	SOSCPR<7:0>							
Reset	0xFF							
Type	RW							

Table 4-27. SOSCPRH Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SOSCPRH	-				SOSCPR<11:8>				
Reset	-				1111				
Туре		-			RW				

Table 4-28. SOSCPR Function Description

Bit	Name	Function
11:	SOSCPR<11:	Low frequency oscillator cycle (unit: fast clock cycle number) is used for slow clock
0	0>	measurement.

4.1.16 OPTION (Addr:0x81)

Table 4-29. OPTION Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OPTION	/PAPU	INTEDG	TOCS	T0SE	PSA		PS<2:0>	
Reset	1	1	1	1	1		111	
Туре	RW	RW	RW	RW	RW	RW		

Table 4-30. OPTION Bit Function Description

Bit	Name	Function				
		PORTA Pull-up Enable bit				
7	/PAPU	1 = PORTA pull-ups are disabled				
		0 = PORTA pull-ups are enabled by individual port latch values				
		Interrupt Edge Select bit				
6	INTEDG	1 = Interrupt on rising edge of PA2/INT pin				
		0 = Interrupt on falling edge of PA2/INT pin				
		Timer0 Clock Source Select bit				
5	T0CS	1 = Transition on PA2/T0CKI bit				
		0 = Internal instruction cycle clock (FOSC/2)				

		Timer0 Source	Timer0 Source Edge Select bit								
4	T0SE	1 = Increment on high-to-low transition on PA2/T0CKI pin									
		0 = Incremer	0 = Increment on low-to-high transition on PA2/T0CKI pin								
		Prescaler As	signment bit								
3	PSA	1 = Prescale	r is assigned	to the WDT							
		0 = Prescale	r is assigned	to the Timer	0 module						
		Prescaler Ra	ite Select bits	3							
		Value	Timer0	WDT							
		000	1:2	1:1							
		001	1:4	1:2	•. ()						
2:0	DC <0.05	010	1:8	1:4	7/0						
2:0	PS<2:0>	011	1:16	1:8							
		100	1:32	1:16							
		101	1:64	1:32							
		110	1:128	1:64							
		111	1:256	1:128							

4.1.17 TRISA (Addr:0x85)

Table 4-31. TRISA Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
Reset	1	1	1	1	1	1	1	1
Туре	RW	RW	R	RW	RW	RW	RW	RW

Table 4-32. TRISA Bit Function Description

Bit	Name	Function					
		PORTA<7:6> Port Direction Control bits					
7:6	TRISA<7:6>	1 = Input					
		0 = Output					
5	TRISA<5>	PORTA5 Port Direction Control bit					
3	TRISA<5>	Only as input, fixed to 1					
		PORTA<4:0> Port Direction Control bits					
4:0	TRISA<4:0>	1 = Input					
		0 = Output					

4.1.18 TRISC (Addr:0x87)

Table 4-33 TRISC Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
Reset	1	1	1	1	1	1	1	1
Туре	RW	RW	R	RW	RW	RW	RW	RW

Table 4-34. TRISC Bit Function Description

Bit	Name	Function	ı	
		PORTC<7:0> Port Direction Control bits		
7:0	TRISC<7:0>	1 = Input		
		0 = Output		

4.1.19 PIE1 (Addr:0x8C)

Table 4-35. PIE1 Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PIE1	EEIE	CKMEAIE	-	C2IE	C1IE	OSFIE	TMR2IE	-
Reset	0	0	-	0	0	0	0	-
Туре	RW	RW	- 1	RW	RW	RW	RW	-

Table 4-36. PIE1Bit Function Description

Bit	Name	Function				
		EEPROM Write Complete Interrupt Enable bit				
7	EEIE	1 = Enable the EEPROM write complete interrupt				
		0 = Disable the EEPROM write complete interrupt				
		Fast clock measuring slow clock operation Interrupt Enable bit				
6	CKMEAIE	1 = Enable fast clock measuring slow clock operation interrupt				
		0 = Disable fast clock measuring slow clock operation interrupt				
		Comparator2 Interrupt Enable bit				
4	C2IE	1 = Enable the comparator2 interrupt				
		0 = Disable the comparator2 interrupt				
		Comparator1Interrupt Enable bit				
3	C1IE	1 = Enable the comparator1 interrupt				
		0 = Disable the comparator1 interrupt				
		Oscillator Fail Interrupt Enable bit				
2	OSFIE	1 = Enable the oscillator fail interrupt				
		0 = Disable the oscillator fail interrupt				

		Timer2 to PR2 Match Interrupt Enable bit
1	TMR2IE	1 = Enable
		0 = Disable

4.1.20 PCON (Addr:0x8E)

Table 4-37. PCON Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON	-	-	-	-	-	-	/POR	/BOR
Reset	-	-	-	-	-	-	q	q
Туре	-	-	-	-	-	-	RW	RW

Table 4-38. PCON Bit Function Description

Bit	Name	Function						
		Power-on Reset Status bit, active low						
1	/POR	0 = A Power-on Reset occured						
I	/POR	1 = No Power-on Reset occured or software set it to 1.						
		/POR is set to 0 after a Power-on Reset occurs. After that, the software should set it to 1.						
		Brown-out Reset Status bit, active low						
0	/BOR	0 = A Brown-out Reset occured						
		1 = No Brown-out Reset occurred or software set it to 1.						

4.1.21 OSCCON (Addr:0x8F)

Table 4-39. OSCCON Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OSCCON	LFMOD	IRCF<2:0>			OSTS	HTS	LTS	SCS
Reset	0	101			1	0	0	0
Туре	RW		RW		R	R	R	RW

Table 4-40. OSCCON Bit Function Description

Bit	Name	Function						
		Internal Low Frequency Oscillation Mode:						
7	LFMOD	1 = 256K oscillation frequency mode						
		0 = 32K oscillation frequency mode						
		Internal Oscillator Frequency Select bits						
		111 = 16MHz						
6:4	IDOE (O.O.	110 = 8MHz						
0.4	IRCF<2:0>	101 = 4MHz (default)						
		100 = 2MHz						
		011 = 1MHz						

		010 = 500KHz				
		001 = 250KHz				
		000 = 32KHz (LFINTOSC)				
		Oscillator Start-up Timeout Status bit				
3	ОСТС	1 = Device is running from the external system clock defined by the				
3	OSTS	FOSC<2:0>.				
		0 = Device is running from the internal system clock				
		Internal High FrequencyClock Status bit				
2	HTS	1 = HFINTOSC is stable				
		0 = HFINTOSC is not stable				
		Internal Low Frequency Clock Status bit				
1	LTS	1 = LFINTOSC is stable				
		0 = LFINTOSC is not stable				
		System Clock Select bit				
0	SCS	1 = Internal oscillator is used for system clock				
		0 = Clock source is defined by FOSC<2:0>				

4.1.22 PR2 (Addr:0x92)

Table 4-41. PR2 Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
PR2		PR2<7:0>								
Reset				0x	FF					
Туре				R	W					

Table 4-42. PR2Bit Function Description

Bit	Name	Function
7:0	PR2<7:0>	Timer2 period (comparison) register (See the Timer2 description chapter in details.)

4.1.23 WPUA (Addr:0x95)

Table 4-43. WPUA Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPUA	WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0
Reset	1	1	-	1	1	1	1	1
Туре	RW	RW	-	RW	RW	RW	RW	RW

Table 4-44. WPUA Bit Function Description

Bit	Name	Function	
		PORTA Weak Pull-up Enable bit	
7:6	WPUA<7:6>	1 = Enable	
		0 = Disable	
		PORTA Weak Pull-up Enable bit	
4:0	WPUA<4:0>	1 = Enable	
		0 = Disable	

4.1.24 IOCA (Addr:0x96)

Table 4-45. IOCA Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
IOCA		IOCA<7:0>								
Reset				0x	00					
Туре				R\	W					

Table 4-46. IOCABit Function Description

Bit	Name	Function
		Interrupt-on-change PORTA Control bit
7:0	IOCA<7:0>	1 = Interrupt-on-change enabled
		0 = Interrupt-on-change disabled

4.1.25 VRCON (Addr:0x99)

Table 4-47. VRCON Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
VRCON	VREN		VRR	-	VR<3:0>			
Reset	0) -	0	-	0			
Туре	RW	-	RW	-	RW			

Table 4-48. VRCON Bit Function Description

Bit	Name	Function				
		CVref Enable bit				
7	VREN	1 = CVref circuit powered on				
		0 = CVref circuit powered down, no lob drain				
		CVref Range Select bit				
5	VRR	1 = Low level range				
		0 = High level range				

		CVref Value Select Control bit
3:0	VR<4:0>	When VRR = 1, CVref = $(VR<4:0>\div24) \times VDD$
		When VRR = 0, CVref = $(VDD \div 4) + (VR<4:0>\div 32) \times VDD$

4.1.26 EEDAT (Addr:0x9A)

Table 4-49. EEDAT Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
EEDAT		EEDAT<7:0>								
Reset				0x	00					
Туре				R'	W					

4.1.27 EEADR (Addr:0x9B)

Table 4-50. EEADR Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
EEADR		EEADR<7:0>								
Reset				0x	00					
Туре				R'	W					

4.1.28 EECON1 (Addr:0x9C)

Table 4-51. EECON1 Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EECON1	-	-	WREN3	WREN2	WRERR	WREN1	-	RD
Reset	-	-	0	0	Х	0	-	0
Туре	-		RW	RW	RW	RW	-	W

Table 4-52. EECON1 Bit Function Description

Bit	Name	Function
		EEPROM Write Enable bit
5,4	WREN<	111 = Allow write to the data EEPROM. After the program is completed, each bit will
,2	2:0>	automatically return to 0.
		Other values=Inhibit write to the data EEPROM
		EEPROM Write Error Flag bit
3	WRERR	1 = A write operation is prematurely terminated (any /MCLR Reset, any WDT Reset during
3	WKEKK	EEPROM programming period)
		0 = The write operation completed during EEPROM programming period.

		EEPROM Read Control bit. This bit is written only, read will return with "0".
0	RD	1 = Initiate an EEPROM read cycle
		0 = Do not initiate an EEPROM read cycle

4.1.29 EECON2 (Addr:0x9D)

Table 4-53. EECON2 Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EECON2	-	-	-	-	-	-	-	WR
Reset	-	-	-	-	-	-	-	0
Туре	-	-	-	-	-	-		RW

Table 4-54. EECON2 Bit Function Description

Bit	Name	Function						
		EEPROM Write Control bit						
		Read operation, 1= DataEEPROM is in the programming period.						
0	WR	0= DataEEPROM is not in the programming period.						
		Write operation, 1= Initiates a data EEPROM programming cycle						
		0= No function						

4.1.30 Configuration Register UCFGx

The software does not access UCFG0, UCFG1 and UCFG2, and they are only written by the hardware (burning) in the power-up process.

• UCFG0 address is 0x2000in PROM

Table 4-55. UCFG0 Configuration Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UCFG0	-	СРВ	MCLRE	PWRTEB	WDTE		FOSC<2:0>	

Table 4-56. UCFG0 Bit Function Description

Bit	Name	Function							
		1 = Flash content is not protected 0 = Intiate the Flash content protection, MCU can read it, the serial port can not read							
6	СРВ	it. Note:							
		The bit can only be rewritten from 1 to 0, but it can not be rewritten from 0 to 1. The only way to rewrite from 0 to 1 is to erase the register including USER_OPT, and the CPB becomes 1 after power-up again.							

5	MCLRE	1 = The PA5/MCLR pin executes the MCLR function, which is the reset pin.
	_	0 = The PA5/MCLR pinexecutes the PA5 function, which is the digital input pin.
4	PWRTEB	1 = Disable PWRT
	TWITTED	0 = Enable PWRT
		1 = Enable WDT, the program cannot disable it.
3	WDTE	0 = Disable WDT, but the program can enable WDT by setting the SWDTEN bit of the
		WDTCON
		000 = 32K crystal oscillator mode, PA6/PA7 is connected to the low frequency crystal
		oscillator.
		001 = 20MHz crystal oscillator mode, PA6/PA7 is connected to the high frequency
2:0	FOSC<2:0>	crystal oscillator.
2.0	FUSU<2.0>	010 = External clock mode, PA6 is the IO pin, PA7 is connected to the clock input.
		011 = INTOSC mode, PA6 outputs the 2 divisions of the system clock, PA7 is the IO
		pin;
		1xx = INTOSCIO mode, both PA6 and PA7 are the IO pins

• UCFG1 address is 0x2001 in PROM

Table 4-57. UCFG1 Configuration Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UCFG1	-	-	TSEL	FCMEN	IESO	RD_CTRL	LVDEN	N<1:0>

Table 4-58. UCFG1Bit Function Description

Bit	Name	Function				
		Instruction Period Select bit				
5	TSEL	= The instruction period is 2T.				
		0 = The instruction period is 4T.				
		Clock Fault Monitoring Enable bit				
4	FCMEN	1 = Enable the clock fault monitoring				
		0 = Disable the clock fault monitoring				
		Two Speed Clock Enable bit				
3	IESO	1 = Enable				
		0 = Disable				
		Read Port Control bit in the output mode				
2	RD_CTRL	1 = Read the value of the PAD returned from the data port.				
		0 = Read the value of the Latch returned from the data port.				
		Low Voltage Reset Select bit				
1:0	LVDEN<1:0>	00 = Enable the Low Voltage Reset.				
		Others= Disable the Low Voltage Reset.				

UCFG2 address is 0x2002in PROM

Table 4-59. UCFG2 Configuration Register

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UCFG2	-	-	-	-		LVDS<	:3:0>	

Table 4-60. UCFG2Bit Function Description

Bit	Name	Function						
7:4	-	Reserved-bit						
		Low Voltage Reset three	eshold selection					
		Value	Voltage					
		0010	1.8V					
3:0	LVDS<3:0>	0011	2.0V					
		0100	2.2V					
		0110	2.8V					
		Others	Reserved					

4.1.31 PCL and PCLATH

The program counter (PC) is 11-bit. The lower 8-bit is from the PCL register, which is a readable and writable register. The upper 3-bit (PC<10:8>) is not directly readable and writable and comes from PCLATH. On any reset, PC will be cleared. The following figure shows the two situations for the loading of PC. Notice the LCALL and LJUMP instructions on the right side of the figure. Because the operating code in the instruction is 11-bit, and the PC of the chip is just 11-bit, so PCLATH is not needed.




Figure 4-1.PC Loading Diagram under Different Circumstances

Modify PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<10:8> bits to be replaced by the content of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 3-bit to the PCLATH register.

A computed LJUMP instruction is accomplished by adding an offset to the program counter (ADDWR PCL). Care should be exercised when jumping into the look-up table or the program branch table (computed LJUMP) by modifying the PCL register. Assuming that PCLATH is set as the table start address, if the table length is greater than 255 instruction, or if the lower 8-bit of memory address rolls over from 0xFF to 0x00 in the middle of the table, then PCLATH must be incremented for each address rollover that occurs between the table beginning and target location within the table.

4.1.32 INDF and FSR Register

INDF is not a physical register, and addressing the INDF will generate an indirect addressing, and the addressable range is 0~255. Any instruction that uses the INDF register is actually access to the unit that the file selection register FSR points to. Reading the INDF indirectly will return 0. Writing the INDF indirectly will cause the control operation. (It may affect the status flag bit.)

www.cmostek.com

5 MCU System Clock Source




Figure 5-1.System Clock Source Diagram

The chip contains four clock sources: two built-in oscillators as variousclock sources, one external crystal oscillator and one external clock input source. The built-in oscillator includes one internal 16M high-frequency precise oscillator (HFINTOSC), and one internal 32K/256K low-frequency and low-power oscillator(LFINTOSC). These clocks or oscillators, combined with prescaler, can provide the system with a variety of frequency clock sources. The prescaler ratio of the system clock source can be controlled by the IRCF<2:0> bit in the OPTION register.

Note:

The watchdog, the system clock source (IRCF=000) and the PWRT use the output universally after 8 frequency division, which is 32KHz, regardless of the value of the LFMOD.

5.1 Clock Source Mode

The clock source mode includes the external mode and the internal mode.

- The external clock mode relies on the external circuit to provide the clock source, such as the external clock EC mode, the crystal resonator XT and LP mode.
- The internal clock mode is built in the oscillator module. The oscillator module has a 16MHz high frequency oscillator and a 32KHz low frequency oscillator.

The internal or external clock source can be selected by the System Clock Selectbit(SCS) of the OSCCON register.

5.2 External Clock Mode

5.2.1 Oscillator Start-up Timer (OST)

If the oscillator module is configured as LP, XT mode, the oscillator start-up timer (OST) will count 1024 oscillations from the OSC1. This occurs after the Power-on Reset (POR) and the end of the Power-upTimer (PWRT) (if it is enabled), or after the wake-up from Sleep. During this period, the program counter does not increase, and the program suspends. OST ensures that the oscillator circuit using a quartz crystal resonator or ceramic resonator has been started and provides a stable system clock signal to the oscillator module. When switching between the clock sources, a certain delay is needed to allow the new clock to stabilize.

5.2.2 EC Mode

The external clock mode allows the external logic level to be generated as the system clock source. When operating in this mode, the external clock source is connected to the OSC1 input, and the OSC2 pin can be used as a general I/O.

When the EC mode is selected, the Oscillator Start-upTimer (OST) is disabled. Therefore, there is no delay in the operation after Power-on Reset (POR) or after Wake-up from Sleep. When MCU is awakened, the external clock is restarted, and the device restores to operate as if it does not stop.

5.2.3 LP Mode and XT Mode

The LP and XT modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2. The mode selects the low or high gain setting of the internal inverter-amplifier to support various resonator types and speeds.

The LP oscillator mode selects the lowest gain setting for the internal inverter-amplifier. The current consumption of the LP mode is the lowest in the two modes. The design of the mode is only suited to drive the 32.768KHz tuning-fork type crystal oscillator (clock crystal oscillator).

The XT oscillator mode selects the high gain setting of the internal inverter-amplifier.

5.3 Internal Clock Mode

The oscillator mode has two independent internal oscillators, which can be configured or selected as the system clock source.

- 1. The high frequency internal oscillator(HFINTOSC) is factory calibrated and operates at 16MHz.
- The low frequency internal oscillator(LFINTOSC) is uncalibrated and operates at 32KHz. The Internal Oscillator Frequency Select bitIRCF<2:0>can be operated to select the system clock speed via software.

The system clock can be selected between the external or internal clock source via System Clock Select bit (SCS) of the OSCCON register.

Note:

The LFMOD of the OSCCON register can select LFINTOSC as 32KHz or 256KHz, but the watchdog is fixed with 32KHz, regardless of the LFMOD value.

5.3.1 Clock Frequency Select (IRCF) Bit

The output of 16MHz HFINTOSC and 32KHz LFINTOSC is connected to the prescaler and multiplexer (see Figure 5-1). The OSCCON register's internal oscillator frequency select bit IRCF<2:0> is used to select the frequency output of the internal oscillator. Select one of the following 8 frequencies by the software:

- 16MHz
- 8MHz
- 4MHz (Default value after reset)
- 2MHz
- 1MHz
- 500KHz
- 250KHz
- 32KHz

5.3.2 Clock Switching Timing of HFINTOSC and LFINTOSC

When switching between LFINTOSC and HFINTOSC, the new oscillator may have been closed for power saving (see Figure 5-2). In this case, there is a delay between modifying the IRCF bit of the OSCCON register and selecting the frequency. The LTS and HTS bits of the OSCCON register will reflect the current active status of the LFINTOSC and HFINTOSC oscillators. The frequency selection timing is as follows:

- 1. The IRCF<2:0> bit of the OSCCON register is modified.
- 2. If the new clock is closed, start a clock start-up delay.
- 3. The clock switching circuit waits for the arrival of the falling edge of the current clock.
- 4. Hold CLKOUT to low, the clock switching circuit waits for the arrival of the falling edge oftwo new

clocks.

- 5. Now the CLKOUT is connected to the new clock, and the HTS and LTS bits of the OSCCON register are updated as required.
- 6. Clock switching is completed.




Figure 5-2. Switch from Slow Clock to Fast Clock Diagram




Figure 5-3. Switch from Fast Clock to Slow Clock Diagram

5.4 Clock Switching

The System Clock Select bit (SCS) of the OSCCON register is operated via software, and the system clock source can be switched between the external and internal clock sources.

5.4.1 System Clock Select Bit (SCS)

The system clock selection (SCS) bit of the OSCCON register is used to select the CPU or the peripheral system clock source.

• When the System Clock Select bit (SCS) of the OSCCON register is 0, the system clock source is determined by configuration of the FOSC<2:0> bit in the Configuration Word register (UCFG0).

 When the System Clock Select bit (SCS)of the OSCCON register is 1, the system clock source is selected according to the internal oscillator frequency selected by the IRCF<2:0> bit of the OSCCON register. After a Reset, SCS is always cleared.

Note:

Any clock switching caused by the hardware (possibly from Two-Speed Start-up or Fail-Safe Clock Monitor) will not update the SCS bit of the OSCCON register. The user should monitor the OSTS bit of the OSCCON register to determine the current system clock source.

5.4.2 Oscillator Start-up Timeout Status(OSTS) Bit

The Oscillator Start-upTimeout Status (OSTS) bit of the OSCCON register is used to indicate whether the system clock is from the external clock source or from the internal clock source. The external clock source is defined by the FOSC<2:0> bit in the Configuration Word register (UCFG0). OSTS also indicates whether the Oscillator Start-up Timer (OST) is timeout in the LP or XT mode.

5.5 Two-Speed Clock Start-up Mode

Two-Speed Start-up Mode reduces the power consumption further by minimizing the latency between the external oscillator and the code execution. For using the sleep mode frequently, Two-Speed Start-up Mode will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, use INTOSC as a clock source to execute several instructions, and then go back to the Sleep status without waiting for the stability of primary oscillator.

Note:

Executing a SLEEP instruction will abort the oscillator start-up time and clear the OSTS bit of the OSCCON register.

When the oscillator module is configured as LP mode or XT mode, enable the Oscillator Start-up Timer (OST). (See the section 5.2.1 "Oscillator Start-up Timer").OST will suspend the program execution until the 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as OST is counting. When OST count reaches 1024 and the OSTS bit of the OSCCON register is set to 1, the program will switch to the external oscillator.

5.5.1 Two-Speed Start-up Mode Configuration

Two-Speed Start-up Mode is configured by the following settings:

- Configure the IESObit in the Configuration Word register (UCFG1) as 1, Internal/External Switch Over bit. (Enable the Two-Speed Start-up Mode.)
- Configure the SCS bit of the OSCCON register as 0.
- Configure the F_{OSC}<2:0> in the Configuration Word register (CONFIG) as the LP or XT mode.

Two-Speed Start-up mode is entered after the following operation:

- Power-on Reset (POR) and, if enabled, after PWRT has expired, or
- Wake-up from Sleep.

If the external clock oscillator is configured as any mode except the LP or XT mode, the Two-Speed Start-up will be disabled. This is because the external clock oscillation does not require any stablilization time after POR or an exit from Sleep.

5.5.2 Two-Speed Start-up Sequence

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF<2:0> bit of the OSCCON register.
- 3. OST is enabled to count 1024 clock cycles.
- 4. OST is timeout and waiting for the falling edge of the internal oscillator.
- 5. OSTS is set to 1.
- The system clock is held low until the arrival of thenext falling edge of the new clock (LP or XT mode).
- 7. System clock is switched to external clock source.

5.6 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) is designed to allow the device to continue to operate in the event of an oscillator failure. FSCM can detect the oscillator failure at any time after the Oscillator Start-up Timer (OST) has expired. FSCM can be enabled by setting the FCMEN bit in the Configuration Word register (UCFG1) to 1. FSCM can be used for all external oscillator modes (LP, XT and EC).




Figure 5-4. FSCM Schematic Block Diagram

5.6.1 Fail-Safe Detection

The FSCM module detects the oscillator fault by comparing the external oscillator with the FSCM sampling clock.LFINTOSC divided by 64 is the sampling clock. Please see Figure 5-4. There is a latch inside the fault detector. On each falling edge of the external clock, the latch is set to 1. On each rising edge of the sampling clock, the latch is cleared. If the entire half cycle of the sampling clock has passed and the main clock is still not in the low level, the fault is detected.

5.6.2 Fail-Safe Operation

When the external clock fault occurs, the FSCM switches the device clock to the internal clock source, and the OSFIF flag bit of the PIR1 register is set to 1. If setting the OSFIF flag bit to 1 while setting the OSFIE bit of the PIR1 register to 1, the interrupt will be generated. The device firmware will take the measure to alleviate the problem caused by the fault clock. The system clock will continue to come from the internal clock source until the device firmware restarts the external oscillator successfully and switches back to the external operation. The internal clock source selected by FSCM is determined by the IRCF<2:0>bit of the OSCCON register. It can be configured before the fault occurs.

5.6.3 Fail-Safe Condition Being Cleared

After reset, executing the sleep instruction or flipping the SCS bit of the OSCCON register, the fail-safe condition will be cleared. After the SCS bit of the OSCCON register is modified, the OST will restart. When OST runs, the device continues to operate with the INTOSC selected by the OSCCON. After the OST is timeout, the fail safe condition is cleared and the device will operate with the external clock source. The fail-safe condition must be cleared before clearing the OSFIF flag bit.

5.6.4 Reset or Wake-up from Sleep

FSCM is designed to detect the oscillator fault at any time after the oscillator timer (OST) has expired. OST is suitable for the wake-up occasion from the sleep status or any type of reset situation. OST can't be used in the EC clock mode, so once the reset or wake-up is done, FSCM is in the active status. When FSCM is enabled, the Two-speed Sart-up is also enabled. Therefore, when OST runs, the program is always in the operation.

Note:

Because the range of oscillator start-up time varies greatly, the Fail-Safe circuit is not active during the oscillation start-up period (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit of the OSCCON register to verify whether the oscillator has successfully started and whether the system clock has been switched successfully.

6 Reset Timing

CMT2281F2 has several different resets:

- 1. Power-on Reset(POR)
- 2. WDT Reset during normal operation
- 3. WDTWake-up during Sleep
- 4. /MCLR Reset during normal operation
- 5. /MCLR Reset during Sleep
- 6. Brown-out Reset(BOR/LVR)
- 7. Error instruction Reset (Disable)

Some registers are not affected any Reset condition. The status of these registers is unknown on POR, and is not affected by the Reset event. Most of the other registers are restored to their "reset status" at the time of the following reset event.

- Power-on Reset(POR)
- WDT Reset during normal operation
- WDT Reset during Sleep
- /MCLR Reset during normal operation
- Brown-out Reset(BOR)
- Error instruction Reset

WDT (watchdog) Sleep Wake-up will not cause the reset caused by the timeout of the WDT (watchdog) during normal operation. Because WDT Sleep Wake-up itself means that MCU continues to run rather than clear the settings of the /TO and /PD bits. The reset action under different conditions is different. See Table 6-1 and Table 6-2 in details.

The /MCLRB pin corresponding circuit has the anti-vibrating function. It can filter the sharp pulse signal caused by the interference. The following figure is the overall block diagram of the reset circuit:




Figure 6-1. Reset Function Block Diagram

6.1 Power-on Reset (POR)

The on-chip POR circuit will hold the chip in the Reset status until the VDD has reached a high enough level. In order to take advantage of the POR, the user can simply connect the /MCLR pin through a resistor to VDD. This will eliminate external RC Reset circuit, but a maximum rise time for VDD is required. After the power-up is done, the system reset will not be released immediately, and a delay of about 4ms is needed, while the digital circuit is held in the reset status.

6.2 External Reset (MCLR)

It should be noted that a WDT Reset does not pull the /MCLRB pin down. Voltages applied to the pin that exceed its specification (such as ESD event) can result in both /MCLRB Reset and excessive current beyond the device specification. Therefore, we recommend that users no longer connect /MCLRB to VDD directly with one resistor, but use the following circuit.




Figure 6-2. External Reset Reference Circuit Diagram

The chip's CONFIG OPTION register (UCFG0) has a MCLRE Enable bit. When this bit is 0, the reset signal is generated inside the chip. When this bit is 1, the PA5/MCLR pin of the chip becomes the external reset pin.In this mode, the /MCLR pin has a Weak-Pull on the VDD.

6.3 Power-up Timer (PWRT)

PWRT provides a fixed 64ms timing(normal) for Power-on Reset and Brown-out Reset. This timer is driven by an internal slow clock. The chip is held in a reset status before the timeout of the timer. This time ensures that the VDD will rise to a sufficiently high voltage to make the system work properly. PWRT can also be enabled

by the system CONFIG register (UCFG0). When the Low Voltage Reset function is opened, the user should also open the PWRT. The PWRT timing is triggered by the VDD voltage exceeding the VBOR threshold. In addition, it should be noted that the actual time varies with the conditions of temperature and voltage due to the internal slow clock drive. This time is not a precise parameter.

6.4 Brown-out Reset (BOR (LVR))

Low Voltage Reset is controlled by UCFG1<1:0> bit.Low Voltage Reset refers to the reset that the power supply voltage is lower than the VBOR threshold voltage.However, Low Voltage Reset may not occur when the VDD voltage is lower than VBOR and the time does not exceed TBOR.The VBOR voltage needs to be calibrated before the chip is shipped.The calibration can be completed by writing the internal calibration register through the serial port.If the BOR (Brown-out Reset) is enabled (UCFG1<1:0>=00), the requirement for the maximum VDD voltage rising time will not exist.The BOR circuit will control the chip in the reset status until the VDD voltage exceeds the VBOR threshold voltage. It should be noted that the POR circuit does not generate a reset signal when the VDD is lower than the threshold of the system which can work normally.If the reset signal is generated by the BOR circuit, the VDD voltage must hold for more than 100us at the VSS level.

6.5 Error Instruction Reset

When the instruction register of CPU obtains the undefined instruction, the system will be reset. Using this function can increase the anti-interference ability of the system.

6.6 Timeout Action

On power-up stage, the timeout sequence is as follows: PWRT timing is invoked after POR has expired. Since the timing is invoked after POR has expired, the timeout event will occur if the /MCLR holds at a low level for a long time. If /MCLR is pulled up, CPU will begin to execute immediately. This will be useful in the case of test or multiple MCU synchronization.

PCON (Power Control Register)

There are two status bits in the PCON register to indicate what type of Reset has occurred.Bit0 is the /BOR bit, which is an unknown status on Power-on Reset, and the software must set it to 1 and check if it is 0. Bit1 is the /POR bit, which is 0 on Power-on Reset, and the software must set it to 1.




Figure 6-3. Power on Reset with MCLRB




Figure 6-4. Power on Reset without MCLRB




Figure 6-5. BOR Reset

Note:

- 1. After Power-on Reset or Low Voltage Reset, and when PWRTEB (UCFG0.4) is low, PWRT is active. It is 2048 internal slow clock cycles, about 64ms;
- 2. The TBOR time is about 157us;
- 3. After the voltage is restored to normal, the internal reset will not be released immediately, but wait for about 8ms.

Table 6-1. Timeout in a Variety of Cases

Oscillator	Power on Reset		Low Voltage Reset		Sleep Wake-up
configuration	/PWRTEB=0	/PWRTEB=1	/PWRTEB=0	/PWRTEB=1	Sleep wake-up
INTOSC	TPWRT	-	TPWRT	-	-

Table 6-2. STATUS/PCON Bit and Significance (U-No change, X-Unknown)

/POR	/BOR	/то	/PD	Condition	
0	Х	1	1	POR	
U	0	1	1	BOR	
U	U	0	U	WDT Reset	
U	U	0	0	WDT Wake-up	
U	U	U	U	/MCLR Reset during normal operation	
U	U	1	0	/MCLR Reset during Sleep	

7 BOOT

After POR or BOR, inserting a status, the unit of EEPROM is mapped into a configuration register. The address of EEPROM starts from 2000H. The system reset is released until the end of the BOOT, as shown in Figure 6-3 and figure 6-4. The process needs about 17 us.

Page 59/85 www.cmostek.com

8 Watchdog Timer




Figure 8-1. Watchdog and Timer0 Diagram

The watchdog's clock source is the internal slow clock (32KHz), which is a 16-bit counter. It shares a 8-bit prescaler with the timer0. The enabled bit WDTEN is the third bit of the configuration register UCFG0. When WDTEN is 1, enable the watchdog. When it is 0, disable the watchdog. It is determined by the BOOT during the power start-up process, or it can be written through the external serial port. The clearing watchdog instruction CLRWDT and SLEEP will clear the watchdog counter. In the case of enabling the watchdog, the watchdog overflowing can be used as a wake-up source when the MCU is in sleep, and the watchdog can be used as a reset source when the MCU works well.

Table 8-1. Watchdog Status

Condition	Watchdog
Condition	Status
WDTEN and SWDTEN are 0 at the	
same time	Cloor
CLRWDT instruction	Clear
Enter the SLEEP, exit the SLEEP	

Note:

If the internal slow clock switches from 32K to 256K mode (or vice versa from 256K to 32K mode), it doesn't affect the watchdog timing, because WDT is fixed touse the 32K clock source.

9 Timer0

9.1 Timer0 Introduction

The timer0 is 8-bit and can be configured as the counter or the timer. When it acts as external event (T0CKI) counter, it can count on the rising edge or the falling edge. When it acts as the timer, the counting clock is 2 frequency division of the system clock, that is, it increases once in each instruction cycle. There is an 8-bit prescaler shared with WDT. When the PSA bit is 0, the prescaler is assigned to the timer0.

Note:

When the value of PSA is changed, the hardware will automatically clear the prescaler




Figure 9-1. Watchdog and Timer0 Diagram

9.2 Timer0 Timer Mode

In this mode, the timer0 adds 1 (without prescaler) in each instruction cycle. The software can clear the T0CS bit of the OPTION register to enter the timer mode. When the software writes to TMR0, the timer does not increase progressively in the following 2 cycles.

9.3 Timer0 Counter Mode

In this mode, the timer0 adds 1 when it is triggered by the rising or falling edge of each T0CKI pin (without prescaler). The T0SE bit of the OPTION register determines that it is triggered by which edge. The software can set the T0CS bit of OPTION register to 1 to enter the counter mode.

9.3.1 Software Configuring Prescaler Circuit

The chip has a prescaler circuit in front of the Timer0 and WDT timer, which can be assigned to Timer0 or WDT timer, but the two can not use the prescaler at the same time. Specifically assigning to Timer0 or WDT is determined by the PSA bit of the OPTION register. When the PSA is 0, the prescaler is assigned to Timer0. In the Timer0 prescaler mode, there are 8 prescale rates (1:2 to 1:256). They can be set by the PS<2:0> bit of the OPTION register.

Note:

- 1. The prescaler circuit is neither readable nor writable. Any write operation to the TMR0 register will clear the prescaler circuit.
- When the prescaler circuit is assigned to WDT, one CLRWDT instruction can clear the prescaler circuit.
- 3. Because the prescaler circuit can be assigned to the Timer0 or the WDT timer, the switching of the prescaler between the timer0 and the WDT may result in a false reset.

When the prescaler assignment is switched from TMR0 to WDT, please execute the following instruction sequence.

BANKSEL	TMR0		
CLRWDT		; Clear WDT	
CLRR	TMR0	; Clear TMR0 and prescaler	
BANKSEL	OPTION_REG		
BSR	OPTION_REG,	PSA ; Select WDT	
CLRWDT			
LDWI	b'11111000'	; Mask prescaler bits	
ANDWR	OPTION_REG,	W	
IORWI	b'00000101'	; Set WDT prescaler to 1:32	
LDWI	OPTION_REG		

When the prescaler assignment is switched from WDT to TMR0, please execute the following instruction sequence.

CLRWDT		; Clear WDT and prescaler
BANKSEL	OPTION_REG	
LDWI	b'11110000'	; Mask TMR0 select and prescaler bits
ANDWR	OPTION_REG, W	
IORWI	b'0000011'	; Set prescaler to 1:16
STR	OPTION_REG	

9.3.2 Timer0 Interrupt

An interrupt is generated (if enabling the interrupt) when the TMR0 timer overflows from 0xFF to 0x00. This overflow sets the T0IF bit.

Note:

Timer0 interrupt cannot wake up the CPU from Sleep since the timer is shut off during Sleep.

9.3.3 Drive Timer0 with the External Clock

In the counter mode, the synchronization between T0CKI pin input and Timer0 register is accomplished by sampling the output on the Q1 and Q2 cycles of the internal clock phase, so the high level time and low level time of the external clock source cycle must meet the relevant timing requirement.

10 Timer2

The timer2 is the 8-bit timer, which contains the following functions:

- 8-bit timer register
- 8-bit period register
- Interrupt on TMR2 match with PR2
- Software programmable prescaler(1:1, 1:4, 1:16)
- Software programmable postscaler(1:1 to 1:16)




Figure 10-1. Timer2 Diagram

Timer2 Operation Principle

The clock input of the Timer2 module is the system instruction clock (FOSC/2). The clock is sent to the Timer2 prescaler, and its prescale rate has three options of 1:1, 1:4 and 1:16. The output of the prescaler is used to increase the TMR2 register.

The values of TMR2 and PR2 are constantly compared to determine when to match.TMR2 will increase from 00h until it matches PR2. The following two cases will occur when matching:

- TMR2 is reset to 0x00 on the next increment cycle.
- Timer2 postscale rate increases progressively.

The matching output of comparing Timer2andPR2 is sent to the Timer2 postscaler. The option range of the postscaler is from 1:1 to 1:16. The output of the Timer2 postscaler is used to set the interrupt flag bit TMR2IF

of the PIR1 register to 1.

Note:


- 1. Both TMR2 and PR2 are read-write registers. Their values are initialized to 0 and 0xFF respectively upon Reset.
- 2. Setting the TMR2ON bit of the T2CON register to 1 can open Timer2, and conversely clearing the TMR2ON bit can close the Timer2.
- 3. The Timer2 prescaler is controlled by the T2CKPS bit of the T2CON register.
- 4. The Timer2 postscaler is controlled by the TOUTPS bit of the T2CON register.
- 5. The prescaler counter and postscaler counter will be cleared when the following register is written:
 - Write TMR2
 - Write T2CON
 - Any Reset action
- 6. Writing T2CON does not clear the TMR2 register.

11 Comparator

The chip is integrated with two analog comparators. Since the function pins of the comparator2 are used for the RF serial control bus at the same time, the two comparators can not be used.

It should be noted that when reading a port register, the value that the software read is 0 if the pin is configured as an analog signal pin. When the pin is set to the digital input pin, the comparator will still think that the pin will input an analog signal and output the corresponding result. If a pin is set to the digital input, and the actual voltage on this pin is still an analog voltage, it may cause the input buffer circuit to consume more current than that in the specifications.

The analog comparator has eight configuration modes. They are selected by the CM<2:0> bit of the CMCON0 register. Because the functional pins are used in the RF serial control bus, there are only two statuses as follows:



- Analog function (A): The digital input cache is masked.
- Digital function (D): The comparator digital output will cover the other functions in the pin.
- Normal port function (I/O): Be independent of the comparator.

When the word "A" is marked on the port, the status of the current pin or the status of the TRIS bit of the I/O control register will return to 0 when reading. The user should set the TRIS bit corresponding to the the analog input pin to 1 to close its digital output drive circuit.

When the word "D" is marked on the port, the user should set the corresponding TRIS bit to 0 to open the digital output driver circuit.

In addition, the comparator configuration switching should mask the comparator interrupt to avoid unnecessary mistrigger events.

www.cmostek.com

12 Data EEPROM

The chip has integrated 256 bytes of EEPROM, which is accessed through the EEADR. The software can program EEPROM through EECON1 and EECON2. The hardware implements its own timing function of erasing and programming without software enquiring, and saves the limited code space. At the same time, using this feature, after starting the programming cycle, the chip can enter the sleep mode to reduce the power consumption.

The following initialization operations must be performed before the data EEPROM is used (either read or write): Two times 0xAA is written to a certain unit of EEPROM that is not used, and the subsequent program no longer operates on this unit. Such as:

SYSTEM_INIT	
•••••	
LDWI	0x55
STR	EEROM_ADDR
LDWI	0xAA
STR	EEPROM_DATA
LCALL	EEPROM_WRITE
LCALL	EEPROM_WRITE

Programming Data EEPROM Steps

In order to read the data memory unit, the user must write the address into the EEADR register, and then set the control bit RD of the EECON1 register to 1.In the next cycle that follows, the user can write the EEPROM data into the EEDAT register. This data can therefore be read by the next instruction. EEDAT will hold this value until the user reads or writes data to the unit next time (during the write operation).

BANKSEL	EEADR
LDWI	dest_addr
STR	EEADR
BSR	EECON1, RD
LDR	EEDAT, W
i e	

13 Clock Measurement

This function can accurately measure the internal slow clock cycle.

In this mode, the prescaler and postscaler configuration of TIMER2 is automatically changed to 1:1. They make up a 12-bit timer. The TIMER2 count clock is the system clock Fosc, not the instruction clock Fosc/2 under the ordinary mode. After the counting is finished, the result is automatically stored in the SOSCPR register. The unit is the number of the system clock Fosc.

Operation Seps:

- 1. In order to improve the measurement accuracy, it is suggested that IRCF is set to 111 and SCS is set to 1, and the system clock of 16M is selected.
- 2. Set T2CON.2 to 1, enable TIMER2.
- 3. If selecting the average of the four times, set MSCKCON.2 to 1, and otherwise clear it.
- 4. Set MSCKCON.1, start measuring.
- 5. After the end of the measurement, MSCKCON.1 is automatically cleared, and the interrupt flag is set to 1.
- 6. The user can end the measurement in a query or interrupt manner.
- 7. When the interrupt flag is checked to be 1, the read SOSCPR is the final result.




Figure 13-1. Slow Clock Measurement Mode Block Diagram

14 Interrupt Mode

CMT2281F2 has the following interrupt sources:

- External Interrupt PA2/INT
- Timer0 Overflow Interrupt
- PORTA Change Interrupt
- Timer2 Match Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt
- Comparator Interrupt

The Interrupt Control Register (INTCON) and the Peripheral Interrupt Request Register (PIR1) record the interrupt flag bit. INTCON also contains the Global Interrupt Enable bit GIE.

When the interrupt is served, the following action occurs automatically:

- GIE is cleared to close the interrupt.
- The return address is pushed onto the stack.
- The program pointer is loaded to the 0004h address.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enable unmasked interrupt.

The INTCON register contains the following interrupt flag bit:

- INT pin interrupt
- PORTA change interrupt
- Timer0 overflow interrupt

PIR1 includes the Peripheral Interrupt Flag bit. PIE1 includes its corresponding Interrupt Enable bit.

14.1 INT Interrupt

The external interruptof the INT pin is triggered by the edge. When the INTEDG bit of the OPTION register is set to 1, it is triggered on the rising edge. And when the INTEDG bit is cleared, it is triggered on the falling edge. When an effective edge occurs on the INT pin, the INTF bit of the INTCON register is set to 1. The interrupt is disabled by clearing INTE control bit of the INTCON register. Before the interrupt is re-allowed, the INTF bit must be cleared by the software in the interrupt service program. If the INTE bit is set to 1 before entering the sleep status, the INT interrupt can wake up the MCU from the sleep status.

Note:

When INT interrupt is used, the ANSEL and CM2CON0 registers must be initialized so that the analog channel is configured as a digital input. The pin configured as an analog input is always read to 0.

14.2 PORTA Level Change Interrupt

The input change on PORTA canset the PAIF bit of the INTCON register. The interrupt can be enabled or disabled by setting/clearingthe PAIE bit. In addition, each pin of the port can be configured through the IOCA register.

Note:

- 1. When using the PORTA level change interrupt, the ANSEL and CM2CON0 registers must be initialized so that the analog channel is configured as a digital input. The pin configured as an analog input is always read to 0.
- 2. When initializing the level change interrupt, firstlyit is configured as a digital input IO, and set the corresponding IOCA to 1, and then read the PORTA.
- 3. When the IO level changes, the PAIF bit is set to 1.
- 4. Read the PORTA before clearing the interrupt flag, and then clear the PAIF.

14.3 Interrupt Response

The external interrupt includes the interrupt from the INT pin or the PORTA change interrupt, and the interrupt delay is usually 1 to 2 instruction cycles. It depends on the actual situation of the interrupt.




Figure 14-1. Interrupt Response Timing Diagram




Figure 14-2. Interrupt Generation Circuit Block Diagram

14.4 Context Saving During Interrupts

During an interrupt, only the return PC is automatically saved on the stack. In general, users may wish to save the key register value on the stack, such as W, STATUS register, and so on. These must be implemented in software. The temporary registers W_TEMP and STATUS_TEMP should be placed in the last 16 bytes of the GPR. The 16 bytes of GPR crosses two pages, so users can save a little bit of code space.

15 MCU Sleep Mode

The chip enters the sleep status after the execution of the SLEEP instruction.

In order to achieve the lowest sleep power consumption, the software should set all IO to high or low, and there is no external circuit consumption from the IO pins. I/O acts as the input, and the external circuit should pull high or low to avoid flipping the level and increasing the power consumption. /MCLR should be set to high level.

In order to achieve the lowest power consumption, it is recommended that when the configuration is the crystal mode or external clock mode, the clock loss detection is turned off, which is, the FCMEN bit of UCFG1 is cleared. Meanwhile, the configuration bit CM<2:0> of the comparator is written as 0b111, and the comparator module is closed.

15.1 Wake-up Mode

The following events can wake up the chip:

- There is an external reset on the /MCLR pin.
- WDT is timeout
- There is the interrupt on the PA2/INT pin. There is the PORTA change interrupt or other peripheral interrupt.

Clearing watchdog (CLRWDT), entering the sleep mode (SLEEP) or waking up the sleep mode will clear the watchdog counter.

15.2 Watchdog Wake-up

The watchdog works in the internal slow clock (32KHz). It is a 16-bit counter, and shares an 8-bit prescaler with the timer0. Enable bit is the third bit WDTEN of the configuration register UCFG0. When it is 1, enable the watchdog; when it is 0, whether or not to enablethe watchdog is determined by the SWDTEN bit. SWDTEN is located in the WDTCON register.

Clearing watchdog (CLRWDT) and SLEEP instruction will clear the watchdog counter.

When enabling the watchdog, the watchdog overflowing event can be used as a wake-up source when MCU is in Sleep, while it can be used as a reset source when MCU works normally.

16 I/O Port

The chip contains 16 GPIO ports, of which PORTA<7:0> has 8 IO ports, PORTC<7:0> has 8 IO ports, but limited to the packagesize, not all pins have the package terminals. In addition to being ordinary Input/Output ports, these IO ports usually have some functions to communicate with the kernel peripheral circuits, see the following in details.

16.1 PORTA Port and TRISA Register

PORTA is an 8-bit bi-directional port. The corresponding data direction register is TRISA. However, it is important to note that the fifth bit is not used here because PORTA<5> is a single input directional port. Setting a certain bit to "1" in the TRISA register will set the corresponding PORTA port as the input port (at this time, the output driver will be turned off). Conversely, setting a certain bit to "0" will set the corresponding PORTA port as the output port. When configurated as the output port, the output drive circuit is opened and the data in the output register will be sent to the output port. When reading the PORTA, the PORTA content will reflect the status of the input port. When writing the PORTA, the PORTA content will be written to the output register. All operations follow the "read-modify-write" micro process, namely the data is read, and then is modified, and then is written to the output register. When MCLRE is 1, the value read from PORTA<5> is 0, which is as the external reset pin at this time.

16.2 Other Functions of the Port

Each port of the PORTA has a status change interrupt option and a weak pull-up option.

16.2.1 Weak Pull-Up

Each port of the PORTA (except for PORTA<5>) has an internal weak pull-up function that can be set individually. Controlling the bit of the WPUAx register can enable or turn off the weak pull-up circuit. When the GPIO is set as output, these weak pull-up circuit will be automatically turned off. The weak pull-up circuit can be turned off during the power-upreset period. This is determined by the /PAPU bit of the OPTION register. There is also a weak pull-up function inside PORTA<5>. The weak pull-up function will be automatically enabled when the PORTA<5> is set as /MCLR. When the PORTA<5> is set as GPIO, the weak pull-up circuit will be automatically turned off.

16.2.2 Interrupt-On-Change

Each port of the PORTA can be separately set as an interrupt source (interrupt-on-change). Controlling the bit of the IOCAx register can enable or turn off the interrupts of these ports. The interrupt-on-change is invalid on Power-on Reset.

When enabling the interrupt-on-change function, the current port level value is compared to the old value of

the data register read by the last reading action.All error matching results will be OR to form an interrupt flag bit. The PAIF flag bit of the INTCON register can wake the chip from the sleep status. The user needs to execute the following program to clear the flag bit:

- 1. A read or write operation to the PORTA will end any mismatched status;
- 2. Clear the PAIF flag bit.

The error matching result will always set the PAIF bit. Reading the PORTA once can end any status of error matching and clear the PAIF bit. The last read value kept in the data register will not be affected by /MCLR or BOR. As long as the error matching status exists, the PAIF bit is set to 1.

16.3 Port Description

Each port of PORTA and PORTC contains different reuse functions. Its specific functions and controls are described in this section.

16.3.1 PORTA<2:0>

The following figure describes the internal circuit architecture of the port, and PA<2:0> can be configured as the following functional port:

- GPIO
- Debug serial clock (PA0)
- Debug serial data (PA1)
- External interrupt input (PA2)
- Timer0 external clock source (PA2)




Figure 16-1.PA<2:0> Architecture Block Diagram

16.3.2 PORTA3

The following figure describes the internal circuit architecture of the port, and PA3 can be configured as the following functional port:

• GPIO




Figure 16-2. PA3 Architecture Block Diagram

Note:

ATEST1 is used for internal testing, not open to users, and users can ignore it.

16.3.3 PORTA4

The following figure describes the internal circuit architecture of the port, and PA4 can be configured as the following functional port:

GPIO




Figure 16-3. PA4 Architecture Block Diagram

Note:

Both ATEST0 and IR are used for internal testing, not open to users, and users can ignore them.

16.3.4 PORTA5

The following figure describes the internal circuit architecture of the port, and PA5 can be configured as the following functional port:

- Digital Input
- External Reset




Figure 16-4. PA5 Architecture Block Diagram

16.3.5 PORTA6

The following figure describes the internal circuit architecture of the port, and PA6 can be configured as the following functional port:

- GPIO
- Crystal oscillator and resonator connection
- Clock output




Figure 16-5. PA6 Architecture Block Diagram

16.3.6 PORTA7

The following figure describes the internal circuit architecture of the port, and PA7 can be configured as the following functional port:

- GPIO
- Crystal oscillator and resonator connection
- Clock input




Figure 16-6. PA7 Architecture Block Diagram

16.3.7 PORTC<7:0>

The following figure describes the internal circuit architecture of the port, and PC7~PC0 can be configured as the following functional ports:

- GPIO
- AVDD, that is, RF power supply (only PC0)
- SCLK, that is,RF SPI Serial Clock (only PC2)
- CSB, that is,RF SPIChip Selection Bar (only PC3)
- SDIO/DOUT, that is, RF SPISerial Data /RF Demodulating Output pin (only PC4)
- Comparator Input (onlyPC0 and PC1, but not available, because it is used to control the RF part.)
- Comparator Output (onlyPC4, but not available, because it is used to control the RF part.)




Figure 16-7. PORTC<7:0> Architecture Block Diagram

17 Instruction Set List

CMT2281F2 uses the reduced instruction set architecture with a total of 37 instructions, and the followings are the description of the instructions.

Table 17-1. Instruction Set Table

CMT	Instruction Period	Function	Operation	Status
BCR R, b	1	Bit clear	0-> R(b)	NONE
BSR R, b	1	Bit set	1-> R(b)	NONE
BTSC R, b	1 (2)	Bit test, skip if 0	Skip if R(b)=0	NONE
BTSS R, b	1 (2)	Bit test, skip if 1	Skip if R(b)=1	NONE
NOP	1	No operation	None	NONE
CLRWDT	1	Clear WDT	0-> WDT	/PF, /TF
SLEEP	1	ENTER SLEEPMODE	0-> WDT, STOP OSC	/PF, /TF
STTMD	1	Store W TO TMODE	W-> TMODE	NONE
CTLIO R	1	Control IO direction reg	W-> IODIRr	NONE
STR R	1	Store W to reg	W-> R	NONE
LDR R, d	1	Load reg to d	R-> d	Z
SWAPR R,d	1	Swap halves reg	[R(0-3)R(4-7)]-> d	NONE
INCR R, d	1	Increment reg	R+ 1-> d	Z
INCRSZ R, d	1 (2)	Increment reg, skip if 0	R+ 1-> d	NONE
ADDWR R, d	1	Add W and reg	W+ R-> d	C, HC, Z
SUBWR R, d	1	Sub W from reg	R- W-> d R+ /W+ 1-> d	C, HC, Z
DECR R, d	1	Decrement reg	R- 1-> d	Z
DECRSZ R, d	1 (2)	Decrement reg, skip if 0	R- 1-> d	NONE
ANDWR R, d	1	AND W and reg	R& W-> d	Z
IORWR R, d	1	Inclu.OR W and reg	W R-> d	Z
XORWR R, d	1	Exclu.OR W and reg	W^ R-> d	Z
COMR R, d	1	Complement reg	/R-> d	Z
RRR R, d	1	Rotate right reg	R(n)-> R(n-1), C-> R(7), R(0)-> C	С
RLR R, d	1	Rotate left reg	R(n)-> R(n+1), C-> R(0), R(7)-> C	С
CLRW	1	Clear working reg	0-> W	Z
CLRR R	1	Clear reg	0-> R	Z
RETI	2	Return from interrupt	Stack-> PC,1-> GIE	NONE
RET	2	Return from subroutine	Stack-> PC	NONE
LCALL N	2	Long CALL subroutine	N-> PC, PC+1-> Stack	NONE
LJUMP N	2	Long JUMP address	N-> PC	NONE
LDWI I	1	Load immediate to W	I-> W	NONE
ANDWI I	1	AND W and imm	W& I-> W	Z
IORWI I	1	Inclu.OR W and imm	W I-> W	Z

CMT	Instruction Period	Function	Operation	Status
XORWI I	1	Exclu.OR W and imm	W^ I-> W	Z
RETW I	2	Return, place imm to W	Stack-> PC, I-> W	NONE
ADDWI I	1	Add imm to W	W+I-> W	C, HC, Z
SUBWI I	1	Subtract W from imm	I-W-> W	C, HC, Z

Note:

The TMODE register of the chip refers to the OPTION, that is, the operation of the STTMD instruction is to save the W to OPTION.

18 Document Modification Record

Table 18-1.Document Modification Record Sheet

Version	Chapter	Modification descriptions	Date
1.0	All	Initial release	2018-5-26



19 Contact Information

Wuxi CMOSTEK Microelectronics Co., Ltd. Shenzhen branch

Room 203, Honghai Building, Qianhai Road, Nanshan District, Shenzhen, Guangdong, China

Zip Code: 518000

Tel: +86 - 755 - 83235017
Fax: +86 - 755 - 82761326
Sales: sales@cmostek.com

Technical support: support@cmostek.com

Website: <u>www.cmostek.com</u>



The information furnished by CMOSTEK is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of CMOSTEK and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of CMOSTEK. CMOSTEK products are not authorized for use as critical components in life support devices or systems without express written approval of CMOSTEK. The CMOSTEK logo is a registered trademark of CMOSTEK Microelectronics Co., Ltd. All other names are the property of their respective owners.