

CE/CZ1055 Digital Logic

Tutorial 9: Synchronous Verilog

1. (a) Explain what is wrong with the following code for a counter, and correct it:

```

module countwrong (input clk, rst, output [5:0] cnt_out);
always@* (postedge clk)
begin
cnt_out = cnt_out + 1'b1;
end
endmodule

module countcorrect (input clk, rst,
output reg [5:0] cnt_out);
always @ (posedge clk)
begin
if (rst)
cnt_out <= 6'b000000;
else
cnt_out <= cnt_out + 1'b1;
end
endmodule

```

- (b) The following combinational module is to be converted into a synchronous module. Add a register after each combinational stage in the original description, by rewriting the module using only a single synchronous always block:

```

module arch1 (input [6:0] a, b, output [13:0] total);
wire [6:0] int1;
assign int1 = a + b;
assign total = int1 * int1;
endmodule

module arch1(input clk, rst,
input [6:0] a, b,
output reg [13:0] total);
reg [6:0] int1;
always @ (posedge clk)
begin
if (rst)
total <= 14'b00000000000000;
else
int1 <= a + b;
total <= int1 * int1;
end
endmodule

```

2. A monitoring circuit has an input, *event*, that is high whenever a certain condition is met. It has an internal counter that counts the number of cycles in which *event* is high. When this count exceeds a threshold, determined by the 6-bit *thresh* input, it sounds an alarm by asserting the *alarm output* and stops the counter. The human operator can then check for problems and reset the system by asserting *rst*. Design a Verilog module that implements this circuit. (Tip: alarm should be combinationaly determined from the count value and threshold. It can be used to determine whether or not the counter counts in any given cycle).
3. (a) Write a Verilog description of a 5-bit binary counter that counts up to 20, then wraps round to zero.
- (b) Modify the counter in (a), adding a new 5-bit input, countmax. The counter should now wrap around that value.

(c) Write a Verilog module that implements a 6-bit counter that counts down from an initial value. The initial value should be loaded on reset from a 6-bit input, *start_val*.

```
(a) module monitor ( input evnt, rst, clk,
                    input [5:0] thresh,
                    output reg alarm);
    reg [5:0] count
    always @ (posedge clk)
    begin
        if (rst)
            count <= 6b'000000;
        else
            if (evnt)
                count <= count + 1'b1;
    end

    begin
        if (count > thresh)
            alarm <= 1'b1;
    end
endmodule
```

```
(c) module monitor_new ( input evnt, rst, clk,
                        input [5:0] thresh,
                        input [5:0] start_val
                        output reg alarm);
    reg [5:0] count
    always @ (posedge clk)
    begin
        if (rst)
            count <= start_val;
        else
            count <= count - 1'b1;
    end
endmodule
```