CE/CZ1055 Digital Logic Tutorial 9: Synchronous Verilog

1. (a) Explain what is wrong with the following code for a counter, and correct it:

```
module countwrong (input clk, rst, output [5:0] cnt_out);
always@*

color output reg [5:0] cnt_out);
begin
cnt_out = cnt_out + 1'b1;
end
endmodule

cnt_out <= 6'b0000000;
else
cnt_out <= cont_out + 1'b1;
end
endmodule</pre>
```

(b) The following combinational module is to be converted into a synchronous module. Add a register after each combinational stage in the original description, by rewriting the module using only a single synchronous always block:

```
module arch1 (input [6:0] a, b, output [13:0] total);
                                       module arch1(input clk, rst,
                                                  input [6:0] a, b,
wire [6:0] int1;
                                                  output reg [13:0] total);
                                      reg [6:0] int1;
                                      always @ (postedge clk)
assign int1 = a + b;
                                      begin
assign total = int1 * int1;
                                          if (rst)
                                              total <= 14'b0000000000000000:
endmodule
                                              int1 \le a + b
                                              total <= int1 * int1
                                      endmodule
```

- 2. A monitoring circuit has an input, *evnt*, that is high whenever a certain condition is met. It has an internal counter that counts the number of cycles in which *evnt* is high. When this count exceeds a threshold, determined by the 6-bit *thresh* input, it sounds an alarm by asserting the alarm output and stops the counter. The human operator can then check for problems and reset the system by asserting *rst*. Design a Verilog module that implements this circuit. (Tip: alarm should be combinationally determined from the count value and threshold. It can be used to determine whether or not the counter counts in any given cycle).
- 3. (a) Write a Verilog description of a 5-bit binary counter that counts up to 20, then wraps round to zero.
 - (b) Modify the counter in (a), adding a new 5-bit input, countmax. The counter should now wrap around that value.

(c) Write a Verilog module that implements a 6-bit counter that counts down from an initial value. The initial value should be loaded on reset from a 6-bit input, start_val.

```
(c) module monitor_new (input evnt, rst, clk,
(a) module monitor (input evnt, rst, clk,
                                                                           input [5:0] thresh,
                      input [5:0] thresh,
                                                                           input [5:0] start_val
                      output reg alarm);
                                                                           output reg alarm);
  reg [5:0] count
                                                       reg [5:0] count
  always @ (postedge clk)
                                                       always @ (postedge clk)
  begin
                                                       begin
       if (rst)
                                                            if (rst)
            count <= 6b'000000;
                                                                 count <= start_val;</pre>
       else
                                                            else
           if (evnt)
                                                                 count <= count - 1'b1;</pre>
                count \le count + 1'b1;
                                                       end
  end
                                                       endmodule
  begin
       if (count > thresh)
            alarm <= 1'b1;
  end
  endmodule
```