CE/CZ1055 Digital Logic Tutorial 10: Finite State Machines

- Design a finite state machine that has a single input and single output. It outputs a 1 from the second consecutive high input, and only then outputs a zero after the second consecutive low input. Hence, two consecutive 1 inputs, get a high output, that stays until two consecutive low inputs are received.
 - (a) Implement the finite state machine in Verilog using only assign statements for the state transition logic.
 - (b) Redo the implementation using a combinational always block for the state transition logic.

```
(c) Show how the state machine would respond to the following sequence of inputs:
            0-----1
            0,1,0,1,1,0,1,1,0,0,0,1,0,1,1
                                               b) module consecutive (input b,
                                                                       input clk, rst,
a) module consecutive (input b,
                                                                       output p);
                        input clk, rst,
                                                 reg [1:0] nst, st
                        output p);
                                                 parameter
  wire n2, n1, n0
                                                 s1 = 2'b000;
  reg s2, s1, s0
                                                 s2 = 2'b001:
                                                 s3 = 2'b010;
  assign n0 = -b;
                                                 s4 = 2'b011;
  assign n1 = (\sim s0 \& \sim s1 \& b) | (s0 \& \sim s1 \& \sim b)
  assign n2 = 1b0;
                                                 always @ (posedge clk)
                                                 begin
  always @ (posedge clk)
                                                    if (rst) begin
  begin
                                                       st \le 2'b100
     if (rst) begin
                                                    end else begin
        s0 \le 1'b0;
                                                       st \le nst
        s1 \le 1'b0;
                                                  end
     end else begin
        s0 \le n0;
                                                 always @ *
        s1 \le n1;
                                                 nst = st;
                                                 begin
   end
                                                    case (st)
                                                       start: if (b) nst = s1;
  always @ *
                                                             else nst = s3;
  begin
                                                       s1: if (b) nst = s2;
     if (s0 = 1) begin
                                                             else nst = s3:
       if (s1 = 0 \& s2 = 0) begin
                                                       s2: if (b) nst = s1;
           p = 1;
                                                             else nst = s3;
       end if (s1 = 1 \& s2 = 0) begin
                                                       s3: if (b) nst = s1;
           p = 0;
                                                             else nst = s4:
       end
                                                       s4: if (b) nst = s1;
  end
                                                             else nst = s3:
```

default: nst = start:

end