
模拟与数字电路实验报告

- 1. 实验题目:实验 08 信号处理及有限状态机
- **2. 实验目的:** 进一步熟悉 FPGA 开发的整体流程,掌握几种常见的信号处理技巧,掌握有限状态机的设计方法,能够使用有限状态机设计功能电路
- 3. 实验平台: Vivado 及 Logisim 软件;
- 4. 实验练习:
- 1). 问题一:将实验手册中的代码改成三段式有限状态机形式如下:


```
1 module problem1 (
2 input clk,
3 input rst,
4 output led
5);
6 parameter C 0 = 2'b00;
7 parameter C_1 = 2 'b01;
8 parameter C_2 = 2'b10;
9 parameter C_3 = 2 'b11;
10 reg [1:0] curr_state;
11 reg [1:0] next_state;
12 //第一部分
13 always@(*)
14 begin
       case ( curr_state )
15
           C_0 : next_state = C_1;
16
           C_1 : next_state = C_2;
17
           C_2 : next_state = C_3;
18
           C_3 : next_state = C_0;
19
       endcase
20
  end
21
  //第二部分
22
  always@(posedge clk or posedge rst)
23
  begin
24
       if (rst)
25
           curr state <= C 0;
26
       else
27
            curr_state <= next_state;</pre>
28
```

```
29 end
30 //第三部分
31 assign led = (curr_state == 2'b11) ? 1'b1 : 1'b0;
32 endmodule
```

2). 问题二:在 logisim 中设计 4bit 位宽的计数器电路,由于根据 sw 电平变化进行计数,需要对信号进行取边沿,对实验手册中的设计进行稍加修改,使其在电平翻转均能产生脉冲;截图如下:



其中调用 4bit 寄存器模块,如下:



3). 问题三:设计 8 位十六进制计数器,主要对于开关按钮进行取边沿操作,使其产生计数,具体代码如下:

```
1 module problem3 (
  input clk, button, rst, sw,
  output reg [3:0]D,
3
  output reg [2:0]AN
4
  );
5
  //一个时钟周期
7 reg button_r1, button_r2;
   wire button_edge;
   always@(posedge clk)
9
       button_r1 <= button;</pre>
10
   always@(posedge clk)
11
       button_r2 <= button_r1;
12
   assign button_edge = button_r1 & (~button_r2);
13
   //扫描
14
  reg [15:0] cnt;
15
  reg [7:0] led;
16
  always@(posedge clk)
17
  begin
18
   if (cnt >= 10000)
19
```

```
cnt \ll 0;
20
        else
21
22
            cnt \ll cnt + 1;
   end
23
24
   always@(posedge clk)
25
   begin
26
        if(cnt == 0)
27
        begin
28
             if (AN = 3'b000)
29
                 AN = 3'b001;
30
             else
31
                 AN = 3'b000;
32
        end
33
   end
34
35
   always@(posedge clk)
36
   begin
37
        if(AN == 3'b000)
38
            D \le led [3:0];
39
        else
40
            D \le led [7:4];
41
   end
42
   //计数
43
   always@(posedge clk)
44
   begin
45
        if(rst == 1)
46
            led = 8'b000111111;
47
        if (button_edge)
48
        begin
49
             if(sw)
50
                 led = led + 8'b00000001;
51
             else
52
                 led = led - 8'b000000001;
53
        end
54
   end
55
   endmodule
```



4). 问题四: 使用有限状态机设计该序列监测电路, 共 5 个状态, 可将其化简为 4 种。并通过对开关信号的取边沿判断有限状态机的下一步走向, 最后赋给相关管脚; 代码如下:


```
module problem4 (
1
       input sw, clk, button,
2
       output reg [3:0]D,
3
       output reg [2:0]AN
4
            );
5
       reg [3:0] count;
6
       reg [15:0] num;
7
       //一个时钟周期
8
       reg button_r1, button_r2;
9
       wire button_edge;
10
       always@(posedge clk)
11
            button r1 <= button;
12
       always@(posedge clk)
13
            button_r2 <= button_r1;
14
       assign button_edge = button_r1 & (~button_r2);
15
       //扫描
16
       reg [15:0] cnt;
17
       always@(posedge clk)
18
```

```
begin
19
             if (cnt >= 2500)
20
                 cnt \ll 0;
21
             else
22
                 cnt \ll cnt + 1;
23
        end
24
        always@(posedge clk)
25
        begin
26
             if(cnt == 0)
27
             begin
28
                 if (AN == 3'b101)
29
                      AN <= 3'b000;
30
                  else
31
                      AN \le AN + 3'b001;
32
33
             end
34
        end
        always@(posedge clk)
35
        begin
36
             if(AN == 3'b000)
37
                 D \le num[3:0];
38
             else if (AN = 3'b001)
39
                 D \ll count;
40
             else if (AN == 3 \text{ 'b010})
41
                 D \le num [3:0];
42
             else if (AN == 3'b011)
43
                 D <= num [7:4];
44
             else if (AN == 3 \text{ 'b100})
45
                 D \le num[11:8];
46
             else
47
                 D \le num [15:12];
48
        end
49
        //状态机
50
        parameter C_0 = 2'b00;
51
        parameter C_1 = 2'b01;
52
        parameter C_{11} = 2'b10;
53
        parameter C_1110 = 2'b11;
54
        reg [1:0] curr_state;
55
```

```
reg [1:0] next_state;
56
       always@(*)
57
       begin
58
            if (sw)
59
            begin
60
                case(curr_state)
61
                     C 0: next state = C 1;
62
                     C 1: next state = C 11;
63
                     C_11: next_state = C_11;
64
                     C_110: next_state = C_1;
65
                     default: next state = C 0;
66
                endcase
67
            end
68
            else
69
            begin
70
                case(curr_state)
71
                     C_0: next_state = C_0;
72
                     C_1: next_state = C_0;
73
                     C_11: next_state = C_110;
74
                     C_110: next_state = C_0;
75
                     default: next_state = C_0;
76
                endcase
77
            end
78
       end
79
80
       always@(posedge clk)
81
       begin
82
            if (button_edge)
83
            begin
84
                 if (curr_state == C_110 && next_state == C_0)
85
                     count = count + 1;
86
                curr_state <= next_state;</pre>
87
                //根据状态变化
88
                num[15:12] \le num[11:8];
89
                num[11:8] \le num[7:4];
90
                num [7:4] \le num [3:0];
91
                num[3:0] \le {3'b000, sw};
92
```

```
93 end
94 end
95
96 endmodule
```

当输入 0011001110011 时其在实验平台显示截图如下: 分别显示最近输入的 4 个数值, 检测到目标序列的个数, 当前输入的数值



5. 总结与思考:

- 1). **收获**:通过本次实验对于 FPGA 有了相当了解,同时对于 Vivado 软件的使用了有了更为深入的了解,学会了信号处理以及有限状态机的使用;
- 2). 评价:实验内容由于有前面实验的铺垫相对而言不是较难,设置合理;
- 3). 建议:实验内容设置合理,无较大建议;