
# 模拟与数字电路实验报告

- 1. **实验题目**: 实验 07 FPGA 实验平台及 IP 核使用
- **2. 实验目的:** 熟悉 FPGAOL 在线实验平台结构及使用,掌握 FPGA 开发各关键环节,学会使用 IP 核(知识产权核)
- **3. 实验平台:** Vivado 软件
- 4. 实验练习:
- **1). 问题一:** 对于一个 16\*8bit 的 ROM 例化并初始化,接到七段数码管上显示与开关相对应的十六进制数字

根据数码管对应数字二进制表示存入 ROM, 例化如下:



#### verilog 代码如下:

```
module problem1 (
1
       input [3:0] sw,
2
      input clk,
3
       output [7:0] led
4
         );
5
    dist_mem_gen_0 dist_mem_gen_0(
6
7
       .a (sw),
       .spo(led)
8
9
         );
  endmodule
```

#### 约束文件如下:

```
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33 }

[get_ports { clk }];

set_property -dict {PACKAGE_PIN C17 IOSTANDARD LVCMOS33 }

[get_ports { led [0] }];


set_property -dict {PACKAGE_PIN D18 IOSTANDARD LVCMOS33 }

[get_ports { led [1] }];

set_property -dict {PACKAGE_PIN E18 IOSTANDARD LVCMOS33 }
```

```
[get_ports { led [2] }];
  set_property -dict {PACKAGE_PIN G17 IOSTANDARD LVCMOS33 }
10
    [get_ports { led [3] }];
11
   set_property -dict {PACKAGE_PIN D17 IOSTANDARD LVCMOS33 }
    [get_ports { led [4] }];
13
  set_property -dict {PACKAGE_PIN E17 IOSTANDARD LVCMOS33 }
14
     [get_ports { led [5] }];
15
  set property -dict {PACKAGE PIN F18 IOSTANDARD LVCMOS33 }
16
    [get_ports { led [6] }];
17
   set_property -dict {PACKAGE_PIN G18 IOSTANDARD LVCMOS33 }
18
     [get_ports { led [7] }];
19
20
   set_property -dict {PACKAGE_PIN D14 IOSTANDARD LVCMOS33 }
21
     [get\_ports { sw[0] }];
22
   set_property -dict {PACKAGE_PIN F16 IOSTANDARD LVCMOS33 }
23
     [get_ports { sw[1] }];
24
   set_property -dict {PACKAGE_PIN G16 IOSTANDARD LVCMOS33 }
25
    [get_ports { sw[2] }];
26
   set_property -dict {PACKAGE_PIN H14 IOSTANDARD LVCMOS33 }
27
     [get\_ports { sw[3] }];
28
```

效果如下:



**2). 问题**二:根据 8 个开关作为输入,十六进制数码管作为输出,采取对数码管扫描的方式,使得在视觉上同时显示在两个数码管上,由于扫描频率不能过快或者过慢,采取 100hz 作为扫描频率;

verilog 代码如下:

```
module problem2 (
input [7:0] sw,
```

```
3
        input clk,
        output reg [2:0]AN,
4
        output reg [3:0]D
5
             );
6
        reg [15:0] cnt;
7
        always@(posedge clk)
8
        begin
9
             if (cnt >= 10000)
10
                 cnt \ll 0;
11
              else
12
                 cnt \ll cnt + 1;
13
        end
14
        always@(posedge clk)
15
        begin
16
             if(cnt == 0)
17
             begin
18
                 if (AN == 3'b000)
19
                     AN = 3'b001;
20
                 else
21
                     AN = 3'b000;
22
             end
23
        end
24
        always@(posedge clk)
25
        begin
26
             if(AN == 3'b000)
27
                 D \le sw[3:0];
28
             else
29
                 D \le sw[7:4];
30
        end
31
        endmodule
32
```


# 约束文件如下:

```
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33 }
[get_ports { clk }];

set_property -dict {PACKAGE_PIN A14 IOSTANDARD LVCMOS33 }
[get_ports { D[0] }];
set_property -dict {PACKAGE_PIN A13 IOSTANDARD LVCMOS33 }
```

```
[get_ports { D[1] }];
  set_property -dict {PACKAGE_PIN A16 IOSTANDARD LVCMOS33 }
     [get\_ports \{ D[2] \}];
9
  set_property -dict {PACKAGE_PIN A15 IOSTANDARD LVCMOS33 }
     [get_ports { D[3] }];
11
   set_property -dict {PACKAGE_PIN B17 IOSTANDARD LVCMOS33 }
12
     [get\_ports { AN[0] }];
13
   set property -dict {PACKAGE PIN B16 IOSTANDARD LVCMOS33 }
14
     [\text{get\_ports } \{ \text{AN}[1] \}];
15
   set_property -dict {PACKAGE_PIN A18 IOSTANDARD LVCMOS33 }
16
     [get\_ports { AN[2] }];
17
18
   set_property -dict {PACKAGE_PIN D14 IOSTANDARD LVCMOS33 }
19
     [get ports \{ sw[0] \}];
20
   set_property -dict {PACKAGE_PIN F16 IOSTANDARD LVCMOS33 }
21
     [get_ports { sw[1] }];
22
   set_property -dict {PACKAGE_PIN G16 IOSTANDARD LVCMOS33 }
23
     [get\_ports { sw[2] }];
24
   set_property -dict {PACKAGE_PIN H14 IOSTANDARD LVCMOS33 }
25
     [get\_ports { sw[3] }];
26
   set_property -dict {PACKAGE_PIN E16 IOSTANDARD LVCMOS33 }
27
     [get\_ports { sw[4] }];
28
   set_property -dict {PACKAGE_PIN F13 IOSTANDARD LVCMOS33 }
29
     [get\_ports { sw[5] }];
30
   set_property -dict {PACKAGE_PIN G13 IOSTANDARD LVCMOS33 }
31
     [get_ports { sw[6] }];
32
  set_property -dict {PACKAGE_PIN H16 IOSTANDARD LVCMOS33 }
   [get_ports { sw[7] }];
34
```

效果如下:



**3). 问题三:** 利用两个计数器, 100hz 用于对数码管扫描, 10hz 用于 0.1s 的精确度计时; verilog 代码如下:

```
module problem3 (
1
       input rst,
2
       input clk,
3
       output reg [3:0] D,
4
       output reg [2:0] AN
5
            );
6
7
       reg [15:0] sw;
       reg [31:0] cnt_100;
8
       reg [31:0] cnt_10;
9
10
```

```
always@(posedge clk)
11
       begin
12
            if (cnt_100 > 1000000)
13
                cnt_100 <= 0;
14
             else
15
                cnt_100 \le cnt_100 + 1;
16
       end
17
18
19
       always@(posedge clk)
       begin
20
            if (cnt_100 = 0)
21
            begin
22
                if (AN == 3'b011)
23
                    AN <= 3'b000;
24
                else
25
                    AN \le AN + 3'b001;
26
            end
27
       end
28
29
       always@(posedge clk)
30
       begin
31
            if(cnt_10) = 10000000
32
                cnt_10 <= 0;
33
             else
34
                cnt_10 <= cnt_10 + 1;
35
       end
36
37
       always@(posedge clk)
38
       begin
39
            if(cnt_10 = 0)
40
            begin
41
                if(rst == 1)
42
                    sw = 16' b0001001000110100;
43
                else
44
                    45
46
                if(sw[3:0] == 4'b1010)
47
```

```
begin
48
                      sw[7:4] \le sw[7:4] + 4'b0001;
49
                      sw[3:0] <= 4'b0000;
50
                 end
51
                 if (sw [7:4] = 4'b1010)
52
                 begin
53
                      sw[11:8] \le sw[11:8] + 4'b0001;
54
                     sw[7:4] <= 4'b0000;
55
                 end
56
                 if(sw[11:8] = 4'b0110)
57
                 begin
58
                      sw[15:12] \le sw[15:12] + 4'b0001;
59
                      sw[11:8] \le 4'b0000;
60
                 end
61
                 if (sw [15:12] = 4'b1010)
62
                 begin
63
                      sw[15:12] \le 4'b0000;
64
                 end
65
            end
66
        end
67
68
        always@(posedge clk)
69
        begin
70
                 if (AN == 3'b000)
71
                     D \le sw[3:0];
72
                 else if (AN == 3 \text{ 'b001})
73
                     D \le sw[7:4];
74
                 else if (AN == 3'b010)
75
                     D \le sw[11:8];
76
                 else
77
                     D \le sw[15:12];
78
        end
79
        endmodule
80
```

## 约束文件如下:

```
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33 }
[get_ports { clk }];
3
```

```
set_property -dict {PACKAGE_PIN B18 IOSTANDARD LVCMOS33 }
     [get_ports { rst }];
5
6
   set_property -dict {PACKAGE_PIN A14 IOSTANDARD LVCMOS33 }
7
     [get_ports { D[0] }];
8
   set_property -dict {PACKAGE_PIN A13 IOSTANDARD LVCMOS33 }
9
     [get_ports { D[1] }];
10
   set property -dict {PACKAGE PIN A16 IOSTANDARD LVCMOS33 }
11
     [get_ports { D[2] }];
12
   set_property -dict {PACKAGE_PIN A15 IOSTANDARD LVCMOS33 }
13
     [get_ports { D[3] }];
14
   set property -dict {PACKAGE PIN B17 IOSTANDARD LVCMOS33 }
15
     [\text{get\_ports } \{ \text{AN}[0] \}];
16
   set_property -dict {PACKAGE_PIN B16 IOSTANDARD LVCMOS33 }
17
     [get\_ports { AN[1] }];
18
   set_property -dict {PACKAGE_PIN A18 IOSTANDARD LVCMOS33 }
19
    [\text{get\_ports } \{ \text{AN}[2] \}];
20
```

## 效果如下:



#### 以及复位时如下:



### 5. 总结与思考:

- 1). **收获**:通过本次实验对于 FPGA 有了相当了解,同时对于 Vivado 软件的使用了有了更为 深入的了解, 学会 FPGA 开发的各环节以及 IP 核;
- 2). 评价:实验内容相对而言较难,对于设计以及软件使用难度都有了较大的提升;

3). 建议:实验内容设置合理,无较大建议;