Study of Hardware-Software Co-design of Vehicle(Car) detection using HOG and SVM

RnD Report

by

Neelam Sharma (Roll No. 18307R030)

Under the guidance of

Prof. Sachin B. Patkar



Department of Electrical Engineering Indian Institute of Technology Bombay June 2020

Acknowledgement

I express my gratitude to my guide Prof. Sachin B. Patkar and High Performance Computing (HPC) Lab members for providing me with the opportunity to work on this topic and supporting me throughout the course of this project.

Neelam Sharma Electrical Engineering IIT Bombay

Abstract

HOG (Histogram of Oriented Gradients) along with SVM(Support Vector Machine) has been employed in many of the computer vision problems for object detection. HOG coarsely bins the gradients of the images to form the features. This method has outperformed many of the feature extraction techniques at lower computational complexity and lesser energy consumption. This work provides a study of design methodology for accelerating Hardware/Software co-design techniques to obtain better performance with flexibility for a given amount of resources. Implementation of a HOG-SVM accelerator for car detection in an image targeted for FPGA's with Zynq processing systems is done in this work.

Contents

Li	st of	Figur	es								
1	Inti	oducti	ion								
2	Bac	Background									
	2.1	Histog	gram of oriented gradients (HOG)								
		2.1.1	Overall flow								
		2.1.2	Preprocessing								
		2.1.3	Gradient vector of pixel magnitudes								
		2.1.4	Histogram extraction								
		2.1.5	Histogram Normalization								
	2.2	Suppo	ort Vector Machine (SVM)								
	2.3	Non-n	naximum Suppression								
	2.4	Appro	eximation of arctangent function								
		2.4.1	Linear Interpolation								
3	Hardware-Software Co-design Approach										
	3.1	Algori	thm partitioning								
	3.2	Comn	nunication constraints								
	3.3	Accele	erator-level parallelism								
4	Des	ign									
	4.1	Syster	n-level Overview								
	4.2	2 Accelerator Design									
		4.2.1	Implementation of approximate arctan2								
		4.2.2	Block Design Generation								
		4.2.3	Overall block Design								
5	Res	ults									
	5.1	Synth	esis								
		5.1.1	Comparison of approximate arctangent function with CORDIC implementation								

6	Con	clusio	n	23
		5.2.3	Microblaze RTL Simulation	22
		5.2.2	Co-simulation	21
		5.2.1	C-simulation	21
	5.2	Simula	ation	20
		5.1.3	Overall Block Design	20
		5.1.2	Accelerator	19

List of Figures

Z.1	Object detection algorithm using HOG leatures[1]	O
2.2	Sliding windows that detected car in an image	7
2.3	To compute the gradient vector of a target pixel at location (x, y) , we need to know the colours of its four neighbours[2]	8
2.4	Linearly separable data points with two classes	9
2.5	Multiple sliding windows that detected a car inside an image	9
2.6	Filtered detected car sliding window using NMS	9
2.7	$\arctan(x) \text{ vs } 100^*(x) [3] \dots \dots \dots \dots \dots \dots \dots$	11
2.8	Linear interpolation between two points [3]	11
4.1	System-level view of the accelerator	14
4.2	Block diagram of an accelerator	16
4.3	Block diagram of the entire design	17
4.4	Address Editor Layout	17
5.1	Utilization of overall design, post-implementation of Design B	20
5.2	HLS C-simulation output of the accelerator	21
5.3	HLS RTL Co-simulation output of the accelerator	21
5.4	Microblaze RTL Behavioural simulation	22

Introduction

Vehicle detection is becoming important in the field of self-driving cars and intelligent traffic management. For example, there are vehicle detection systems that make use of various sensors to determine the presence and movement of vehicles in traffic applications. Irresponsible vehicle drivers are a major cause of fatalities that occur on roads theses days. Vehicle detection can help in reducing these traffic accidents to an extent so it forms one of the most important research topics in computer vision. It is important to implement such real-world problems in real-time.

Histogram of oriented gradients, proposed by N. Dalal and B. Triggs [4] is one of the most effective features extraction algorithms when used along with SVM for classification at a lower computational complexity in comparison to convolutional neural networks.

Due to the parallelizable nature of HOG algorithm, it is more suitable to be implemented in hardware leaving pre-processing work to the software which consumes much lower time in comparison to that of algorithm.

This work provides a study of a systematic approach to be followed for a Software/Hardware Co-design using HOG with SVM as a study implemented on UIUC Image Database for Car Detection [5], downloaded from GitHub[6]. Original software implementation of code is taken from GitHub[7]. An accelerator is designed using Vivado HLS 2019.1 for implementing HOG and SVM flow of the algorithm and simulation results are shown for the same.

Background

2.1 Histogram of oriented gradients (HOG)

HOG is a computer vision algorithms which is used for object localization and detection. Input to HOG algorithm is an image and it provides feature descriptors for a sliding frame inside an image. These feature descriptors are then fed to SVM to determine the presence of an object.

2.1.1 Overall flow




Figure 2.1: Object detection algorithm using HOG features[1]

In this implementation, a sliding window of size 40 pixels horizontally and 100 pixels vertically with a stride of 10 pixels in the horizontal direction and 10 pixels in the vertical direction scans the entire image as shown in Figure 2.2. For each window, it generates 8748 features which are passed to SVM classifier to determine whether there is a car in the given window. SVM classifier predicts the existence of a car with a confidence score.

Given the input, sliding image is successively passed through four stages of:

- 1. Gradient calculation
- 2. Histogram extraction
- 3. Histogram normalization
- 4. SVM classification




Figure 2.2: Sliding windows that detected car in an image

2.1.2 Preprocessing

The first stage applies an optional global image normalization equalisation that is designed to reduce the influence of illumination effects. In practice, gamma (power-law) compression is used for either computing the square root or the log of each colour channel. In this work square root is used to do the normalization. Image texture strength is typically proportional to the local surface illumination so this compression helps to reduce the effects of local shadowing and illumination variations.

2.1.3 Gradient vector of pixel magnitudes

The second stage computes the first-order image gradients. These capture contour, silhouette and some texture information, while providing further resistance to illumination variations.

A gradient points in the direction of the greatest rate of increase of the function. In computer vision problems we want to determine the magnitude and direction of the maximum change in pixel's intensity. The gradients in x and y directions are computed by convoluting with 1×3 and 3×1 sized kernels respectively to obtain G_x and G_y .

$$K_x = \begin{bmatrix} -1 & 0 & 1 \end{bmatrix}$$
 $K_y = \begin{bmatrix} -1 & 0 & 1 \end{bmatrix}^T$

Magnitude and gradients are computed as:

$$|G(x,y)| = \sqrt{G_x^2 + G_y^2}$$

$$tan(x,y) = \frac{G_y}{G_x}$$

2.1.4 Histogram extraction

The sliding window is divided into 5×5 pixels forms a cell and 3×3 cells combine to form a block. Each cell of 5×5 pixels is converted into a histogram consisting of 9 bins each of size 20° . For each pixel its bin is found out by taking modulus with 180° of θ :

$$\theta = \arctan \frac{G_y}{G_x} \tag{2.1}$$




Figure 2.3: To compute the gradient vector of a target pixel at location (x, y), we need to know the colours of its four neighbours[2].

Contribution of a pixel to a bin is done by adding the magnitude of gradient corresponding to this pixel to its assigned bin obtained from Equation 2.1. HOG descriptor is obtained by concatenation of these histograms bins for all cells in a given block, called orientation histogram. Blocks overlap with each other with a block stride of (1,1).

A sliding window of size 40×100 pixel is composed of 6×18 blocks. Each block consists of 3×3 cells and a cell has a histogram of 9 discrete bins. Thus,

Total no. of features =
$$6 \times 18 \times 3 \times 3 \times 9 = 8748$$

2.1.5 Histogram Normalization

This is the final computation step of the HOG algorithm in which the orientation histograms are normalized over the blocks to which they belong. This normalization step introduces better invariance to illumination, shadowing, and edge contrast.

2.2 Support Vector Machine (SVM)

Support Vector Machine (SVM) is a supervised method in Machine Learning for classification and regression.

Classification using SVM is done in this work. Classification is done by determining a hyperplane that is used to differentiate among the classes.

LinearSVC implementation is used as an SVM-classifier in this work. Equation which is used to form the hyperplane is given by:

$$y = w^T x + b (2.2)$$

where, w = SVM coefficients, x = Feature vector, b = Bias term

HOG descriptor which is obtained from the HOG algorithm is used to form the features (vector x in Equation 2.2). Values of w and b in Equation 2.2 are determined at the time of training. Result of the above equation is used to determine the confidence score of classifying it between window consisting of a car or not by comparing it with a threshold.




Figure 2.4: Linearly separable data points with two classes

If the confidence obtained from the above equation is above 0 then it is considered as a window consisting of a car otherwise not.

$$y > 0$$
; Detected $car(s)$
 $y <= 0$; Detected no car (2.3)

2.3 Non-maximum Suppression

Object detectors have a problem of detecting multiple bounding boxes surrounding an object in an image. Non-maximum suppressing is used to refine bounding boxes for these object detectors.

HOG algorithm scans over the image with a stride of (10,10) resulting in a car detected by many sliding windows as shown in Figure 2.5.



Figure 2.5: Multiple sliding windows that detected a car inside an image



Figure 2.6: Filtered detected car sliding window using NMS

Non-maximum Suppression (NMS) is used to remove redundant sliding windows that detected a car with an overlapping of more than 30% (as per Equation 2.4) with other

detected sliding windows as shown in Figure 2.6.

Overlapping of two sliding windows with areas area1, area2 and an overlap area represented as overlap_area is given by

$$Overlapping = \frac{overlap \ area}{area1 + area2 - overlap \ area}$$
 (2.4)

2.4 Approximation of arctangent function

The orientation of gradients is computed using the arctan function as shown in Equation 2.5.

$$arctan2(y,x) = \begin{cases} atan(\frac{y}{x}), & \text{if } x > 0\\ atan(\frac{y}{x}) + 180^{\circ}, & \text{if } x < 0 \text{ and } y \ge 0\\ atan(\frac{y}{x}) - 180^{\circ}, & \text{if } x < 0 \text{ and } y < 0\\ +90^{\circ}, & \text{if } x = 0 \text{ and } y > 0\\ -90^{\circ}, & \text{if } x = 0 \text{ and } y < 0\\ \text{undefined}^{1}, & \text{if } x = 0 \text{ and } y = 0 \end{cases}$$

$$(2.5)$$

where $atan(\frac{y}{x})$ gives the principal angle.

In HLS these are implemented using CORDIC algorithms. Operations required by CORDIC algorithms are addition, subtraction, bit-shift and table lookup. This algorithm is suitable for applications where there is no actual hardware multiplier available e.g., FPGA and microcontroller based embedded applications. However, the CORDIC type algorithms are in general sequential in nature, making them rather slow [3]. This approximation of arctangent is originally taken from a paper[3]. In this work a comparative study of hls::atan2() function implemented in HLS with the implementation of arctangent as per the method mentioned in the paper.

2.4.1 Linear Interpolation

This approximation uses a LUT-based approach, so the no. of entries in the LUT are kept to be 101 such that it does not consume too much space and it can be partitioned completely in HLS for faster access. Each entry of LUT stores the value of $\operatorname{arctan}(x)$ (it gives principal angle) in degrees where $x \in [0,1]$ with a resolution of 0.01 in x.


For better accuracy for gaps, in-between values of x in LUT values are filled up by using Linear Interpolation because the curve shown in Figure 2.7 is a monotonically increasing curve.

Using linear interpolation the value of y_2 for x_2 in Figure 2.8 can be determined by fitting the curve between (x_1, y_1) and (x_2, y_2) linearly as:

$$y_2 = y_0 + (x_2 - x_0) \frac{(y_1 - y_0)}{(x_1 - x_0)}$$
(2.6)

In Equation 2.6 $(x_1 - x_0)$ is the difference between two adjacent indices, i.e., 1. x_2 and x_0 are the real number input and the nearest integer respectively. y_0 is the value stored

^{1.} In this case, as per mathematical definition of arctan2() is undefined but in the software implementation of NumPy arctan2() it is taken to be as zero[8].






Figure 2.7: $\arctan(x)$ vs 100*(x) [3]

Figure 2.8: Linear interpolation between two points [3]

in the LUT corresponding to x_0 value. arctan computation can be done using Linear Interpolation as:

$$\begin{cases}
\widehat{input} = round(input \times 100), \\
index = \widehat{input} + 1, \\
angle_{new} = LUT(index) + (input \times 100 - \widehat{input})(LUT(index + 1) - LUT(index))
\end{cases}$$
(2.7)

where input =
$$|\frac{y}{x}|$$

Using Equation 2.7 $atan(input) = angle_{new}$ is computed. For $arctan(\frac{y}{x})$ calculation refer to Algorithm 1.

This method provided a fast method of approximating arctangent computation in embedded applications.

Hardware-Software Co-design Approach

The first option, implement complete functionality in software side but that will involve sequential execution of data and parallelism won't be exploited until multi-core architectures are used. The second option, implement complete functionality in the hardware side. This option could exploit parallelism algorithm-specific and it will not be generic. It will also incur the cost of increased design time and complexity. This work shows how the hardware/software co-design approach can be used to partition an application on an FPGA fabric with some embedded microprocessor.

3.1 Algorithm partitioning

An experiment is performed to determine the time taken by each portion of the entire algorithm to identify the critical operations that can be implemented on processing logic(PL) or in the processing system(PS). This profiling is done using a PyPI package line_profiler[9]. It is a module for doing line-by-line profiling of functions. The profiler is implemented in C via Cython to reduce the overhead of profiling.

Function	# Hits	Total time	Time per hit	% Time
HOG feature computation	217	9379319.0	43222.7	82.9
Prediction using LinearSVC	217	292502.0	1347.9	2.6
Non-maximum suppression	1	403	403	0

Table 3.1: line_profile results of top 3 most time consuming parts of the application

The output of line_profiler can be explained as:

- # Hits: The number of times that line was executed.
- Total time: The total amount of time spent executing the line in the timer's units. Timer units are 1e-06 s in my case.
- **Time per hit:** The average amount of time spent executing the line once in the timer's units.
- % **Time:** The percentage of time spent on that line relative to the total amount of recorded time spent in the function.

From results as shown in Table 3.1 it is clear that HOG algorithm is one of the most time consuming part of the entire algorithm. Being a parallelized algorithm it is also suitable for implementation in hardware.

To speed up the execution in hardware many computations in the hardware are pipelined so that the accelerator can accept more computation when running time is amortized over a large data, thus improving the throughput.

3.2 Communication constraints

Algorithmic partitioning should be also done considering communication constraints to determine the optimal partitioning and not focusing only upon the parallelizable and most time-consuming part of the algorithm to be implemented on hardware. For example, HOG feature computation is found out in results obtained after time profiling as shown in Table 3.1. Communication between PS and PL can become a bottleneck if communication overheads are not considered in the overall design process.

Considering HOG-SVM study of this work, after 8748 HOG-features computation it is required them to be passed to Linear-SVM classification stage, which if implemented on PS will cause a communication overhead. To solve this issue, the SVM classification part is also pushed towards the PL. Now, PL can provide a single confidence score of classification result corresponding sliding window.

Shared memory is also used for addressing communication constraints between PS and PL for improving performance. It reduces the amount of data that needs to be transmitted between PS and PL. PS only needs to transmit the start address of the memory from where the pixels of the image are stored. Even now, accessing memory can become a performance bottleneck for PL. Since for sliding window compute only 10 pixels in the horizontal and 10 pixels in the vertical direction are new. So, only new pixels are required to be re-fetched rather than fetching new sliding window for all pixels.

3.3 Accelerator-level parallelism

HOG-feature extraction algorithm dictates that computation of HOG-features is independent for all sliding windows. Thus, more than one accelerators can be used for speeding up the execution. Each accelerator can be supplied with different sliding windows in parallel. This method can improve performance for sure but at the cost of increased resource utilization.

The three approaches that are described above are used to provide a generic Hardware-Software Co-design techniques that can be effective to improve the performance at a much lower effort compared to making a complete hardware design.

Design

4.1 System-level Overview

Figure 4.1 shows the abstract representation of the overall system implemented for Nexys-Video (Xilinx part number XC7A200T-1SBG484C) FPGA.




Figure 4.1: System-level view of the accelerator

The design has a standalone Microblaze system which provides Microblaze soft-core processor with memory access control, ICAP (internal configuration access port) access, and a reconfigurable evolvable section. The overall flow of the design can be expressed as a loop of three steps described as:

- Processing logic (Microblaze core) initializes BRAM for sliding window image pixel values, through its AXI-Master interface.
- Microblaze starts the HOG-SVM accelerator once it is done initializing values in BRAM. HOG-SVM then transfers the initialized sliding window from BRAM to its internal memory.
- HOG-SVM computes the confidence score of the presence of a car in an image and returns its value through AXI slave interface connected to the Processing logic.

4.2 Accelerator Design

4.2.1 Implementation of approximate arctan2

Algorithm 1 Approximation of arctangent2() algorithm

```
1: procedure ARCTAN2(x,y) > Returns the approximate value of arctan2 function as
    per Equation 2.5
        if x == 0 then
 2:
            if y > 0 then
 3:
                return 90^{\circ}
 4:
             else if y < 0 then
 5:
                 return -90^{\circ}
 6:
 7:
             else
                 return 0°
 8:
        tan\_inv\_lut[101] \leftarrow \{Static\ initialization\}
                                                                  ▶ Static initialization of principal
 9:
    tan-inverse values in degrees for arguments from 0 to 1
        ratio \leftarrow \frac{y}{x}
10:
        abs\_ratio \leftarrow | ratio |
11:
        is\_inverted \leftarrow False
12:
        if abs\_ratio > 1 then
13:
            is\_inverted \leftarrow True
14:
            ratio \leftarrow \frac{1}{ratio}
15:
             abs\_ratio \leftarrow | ratio |
16:
        lut\_index \leftarrow |100 \times abs\_ratio|
17:
        lut\_index\_1 \leftarrow lut\_index + 1
18:
        COMPUTE principal_angle
                                               ▶ Done using linear interpolation as described in
19:
        arcTanResult \leftarrow principal\_angle \triangleright Stores the result of arctan2() of this function
20:
        if ratio < 0 then
21:
22:
             arcTanResult \leftarrow 90^{\circ} - principal\_angle
23:
        else
             arcTanResult \leftarrow -90^{\circ} - principal\_angle
24:
        if x < 0 \& \& y > = 0 then
25:
             arcTanResult \leftarrow 180^{\circ} + arcTanResult
26:
27:
        else if x < 0 \& \& y < 0 then
28:
             arcTanResult \leftarrow -180^{\circ} + arcTanResult
        return arcTanResult
29:
```

Section 2.4 describes the idea behind the algorithm and it has been implemented using its idea as per Algorithm 1.

4.2.2 Block Design Generation




Figure 4.2: Block diagram of an accelerator

Algorithm 2 HOG-SVM accelerator algorithm flow

- 2: $DEFINE image_arr$ \triangleright Stores the pixels of size 40×100 from BRAM
- $image_arr \leftarrow Pixel\ values\ copied\ from\ memory\ with\ image_base_address$
- 4: $COMPUTE \ g_row \ g_col$ \triangleright Compute the gradients in x- and y-directions
- 5: COMPUTE gradient_magnitude and gradient_orientation ▷ Values are computed for each pixel in at (i,j)
- 6: COMPUTE orientation_histogram ▷ Bins the magnitude to their corresponding orientation range bins
- 7: PERFORM normalization to orientation_histogram
- 8: $OBTAIN\ confidenceScore\ from\ SVM-classification$ \triangleright SVM-classification is performed using orientation_histogram as features
- 9: **return** confidenceScore

Algorithm 2 describes the algorithmic flow of the accelerator. Two external interfaces are provided from accelerator:

- Master-AXI interface that requests the data from memory providing the address of the location to be accessed.
- Slave-AXI interface, connected to Microblaze core to return the confidence_score obtained.

Different **pragmas**, provided by Vivado HLS are included inside accelerator are used to increase the performance of the hardware generated.

- 1. **PIPELINE:** It reduces the initiation interval(II) of operations and allows their concurrent execution. Since, HLS-C code of accelerator is loop dominated, by making perfect nested loops it was possible to pipeline the loops with lowest possible achievable II.
- 2. **ARRAY_PARTITION:** Accelerator requires many array storages. To make sure that accessing these arrays does not become any performance bottleneck, it was used. This pragma increases the number of read and write ports because it partitions a large memory into small RTL memories. It improves the throughput of the design by allowing potential concurrent accesses to this memory.

4.2.3 Overall block Design




Figure 4.3: Block diagram of the entire design

Diagram × Address Editor ×							
Q 🛨 🖨 🛗							
Cell	Slave Interface	Base Name	Offset Address	Range	High Address		
√ ₱ microblaze_0							
∨ 🖪 Data (32 address bits : 4G)							
	S_AXI	Mem0	0xC000_0000	128K ¬	0xC001_FFFF		
∞ axi_uartlite_0	S_AXI	Reg	0x4060_0000	64K ¬	0x4060_FFFF		
microblaze_0_local_memory/dlmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	128K •	0x0001_FFFF		
mbog_hls_0 mbog_hls_0	s_axi_AXILiteS	Reg	0x44A0_0000	64K •	0x44A0_FFFF		
✓ Instruction (32 address bits : 4G)							
microblaze_0_local_memory/ilmb_bram_if_cntlr	SLMB	Mem	0x0000_0000	128K ¬	0x0001_FFFF		
√ ₱ hog_hls_0							
✓ █ Data_m_axi_gmem (32 address bits : 4G)							
	S_AXI	Mem0	0xC000_0000	128K •	0xC001_FFFF		
∨ □ Excluded Address Segments (2)							
≖ axi_uartlite_0	S_AXI	Reg	0x4060_0000	64K	0x4060_FFFF		
mbog_hls_0 mbog_hls_0	s axi AXILiteS	Reg	0x44A0_0000	64K	0x44A0_FFFF		

Figure 4.4: Address Editor Layout

For complete integration of accelerator developed, Microblaze core along with AXI memory interconnect and BRAM is used.

From Address Map as shown in Figure 4.4 it can be seen that hog_hls accelerator is connected as a memory mapped block to Microblaze. To accommodate large size of .elf file for source code run on Microblaze size of local memory is taken as 128K X 32 bits. AXI BRAM controller(memory mapped to Microblaze) is used to store sliding window data as provided from Microblaze and it has 128K locations.

s_axi_AXILiteS interface is used for creating a slave interface to hog_hls accelerator. Using it accelerator can be started and values can be written to the accelerator interfaces e.g., image_address using Xil_Out32() command, given that address to the memory mapped block is known.

Results

5.1 Synthesis

5.1.1 Comparison of approximate arctangent function with CORDIC implementation

• Timing Summary

Parameter	$egin{array}{c} { m Approximate} \ { m arctan}() \end{array}$	HLS arctan()
Estimated clock frequency	9.378 ns	8.552 ns

Table 5.1: Synthesized timing summary results of two arctan() implementations

Larger clock frequency of HLS arctan() can be explained by pipelined implementation of CORDIC sequential algorithm whereas approximate arctan() tries to implement it in minimum cycles possible. LUT access is another reason for smaller clock frequency of Approximate arctan().

• Latency

Parameter	Appr	oximate	HLS		
1 arameter	are	$\operatorname{ctan}()$	arctan()		
Latency	min	max	min	max	
(in cycles)	3	274	41	196	

Table 5.2: Latency (in cycles) comparison

From Algorithm 1 it can be seen that for base cases it can return the computed angle faster, which is why it has a lower minimum latency.

• Utilization

Since approximate version of arctan() requires float point division and multiplication which results in more DSP block utilization

Parameter	Approximate	HLS
1 arameter	$\arctan()$	arctan()
BRAM_18K	1%	1%
DSP48E	3%	2%
FF	2%	2%
LUT	9%	9%

Table 5.3: Utilization Summary comparison

5.1.2 Accelerator

This section provides the synthesis comparison results obtained with two designs of accelerator in Vivado HLS as:

- 1. **Design A:** Design not optimized with any of the pragmas.
- 2. **Design B:** Design optimized with pragmas provided by Vivado HLS.
- Timing Summary

Clock		Target	Estimate	Uncertainity	
	Clock	(in ns)	Design A	Design B	(in ns)
	ap_clk	10.00	9.342	8.75	1.25

Table 5.4: Timing summary comparison

• Latency Summary

Latency		Latency		Interval		Interval	
(Design A)		(Design B)		(Design A)		(Design B)	
min	max	min	max	min	max	min	max
1517922	2932532	792487	1253287	1517972	2932532	792487	1253287

Table 5.5: Comparison of latency in clock cycles

• Utilization Summary

Name	BRAM_18K		DSP48E		FF		LUT	
Name	Design A	Design B						
DSP	-	-	-	3	-	-	-	-
Expression	-	-	2	1	0	0	3224	4047
FIFO	-	-	-	-	-	-	-	-
Instance	5	2	46	24	18980	16713	21683	18633
Memory	170	103	-	-	0	0	0	0
Multiplexer	-	-	-	-	-	-	1478	2765
Register	-	0	-	-	2249	3580	-	256
Total	175	105	48	28	21229	20293	26385	25701
Available	73	30	74	40	269	200	134	600
Utilization (%)	23	14	6	3	7	7	19	19

Table 5.6: Utilization summary comparison

From HLS synthesis results as been shown in Tables 5.4, 5.5, 5.6 performance and utilization improves with the use of pragmas provided by HLS.

5.1.3 Overall Block Design




Figure 5.1: Utilization of overall design, post-implementation of Design B

Resource	Utilization	Available	Utilization %
LUT	11541	133800	8.63
LUTRAM	405	46200	0.88
FF	12461	267600	4.66
BRAM	116	365	31.78
DSP	28	740	3.78
IO	5	285	1.75
BUFG	3	32	9.38
MMCM	1	10	10.00

Table 5.7: Post-Implementation Utilization Summary of Design B

5.2 Simulation

This section provides three different simulation results for the accelerator designed.

1. **C-simulation:** It provides a check on whether C++ code works correctly as per behaviour. HLS performs this simulation considering it as a normal C++ program.

- 2. **Co-simulation:** It is a simulation result of the synthesized hardware from HLS and simulation is being performed using a C-testbench.
- 3. **Microblaze simulation:** Provides simulation result of overall design using .elf file written for software that is expected to run on Microblaze.

5.2.1 C-simulation




Figure 5.2: HLS C-simulation output of the accelerator

5.2.2 Co-simulation



Figure 5.3: HLS RTL Co-simulation output of the accelerator

5.2.3 Microblaze RTL Simulation




Figure 5.4: Microblaze RTL Behavioural simulation

Conclusion

This work presents the implementation of HOG-SVM accelerator using High-level-Synthesis (HLS) considering hardware and software co-design approach. HLS although providing one higher level of abstraction can provide comparable hardware performances to that provided by design using a Hardware Description Language(HDL). Time taken and efforts required to make a design is much lesser in case of HLS compared to HDL designs. Overall accelerator integration into the system has been tested using behavioural simulation using Vivado 2019.1.

Bibliography

- [1] C. Bagavathi and O. Saraniya, "Hardware designs for histogram of oriented gradients in pedestrian detection: A survey," in 2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS), pp. 849–854, IEEE, 2019.
- [2] L. Weng, "Object Detection for Dummies Part 1: Gradient Vector, HOG, and SS." https://lilianweng.github.io/lil-log/2017/10/29/object-recognition-for-dummies-part-1.html. Accessed: 2020-06-04.
- [3] A. Ukil, V. H. Shah, and B. Deck, "Fast computation of arctangent functions for embedded applications: A comparative analysis," in 2011 IEEE International Symposium on Industrial Electronics, pp. 1206–1211, IEEE, 2011.
- [4] N. Dalal and B. Triggs, "Histograms of oriented gradients for human detection," in 2005 IEEE computer society conference on computer vision and pattern recognition (CVPR'05), vol. 1, pp. 886–893, IEEE, 2005.
- [5] S. Agarwal, A. Awan, and D. Roth, UIUC Image Database for Car Detection, 2004.
- [6] M. Ishan, "UIUC Image Database for Car Detection." https://github.com/Menuka5/Data-sets-for-opency-classifier-training/tree/master/Other% 20Image%20Datasets%20collected. Accessed: 2020-06-04.
- [7] J. Yuan, "HOG-SVM-python." https://github.com/jianlong-yuan/HOG-SVM-python. Accessed: 2020-06-04.
- [8] NumPy Documentation, "numpy.arctan2() Documentation." https://numpy.org/doc/stable/reference/generated/numpy.arctan2.html. Accessed: 2020-06-04.
- [9] R. Kern, "line_profiler and kernprof." https://github.com/pyutils/line_profiler. Accessed: 2020-06-04.