Analytical Cache Modeling and Tile-size Optimization for **Tensor Contractions**

- •Rui Li, Aravind Sukumaran-Rajam, Richard Veras,
- •Tze-Meng Low, Fabrice Rastello, Atanas Rountev, P. Sadayappan
- Utah, WSU, LSU,
- CMU, INRIA, OSU

Overview

.Goal

- •High performance tensor contraction on CPU
- .Challenge
- •Exponential space of possible code versions when optimizing loop permutation and loop tiling

Solution Approach

- •Algorithm to automatically compute data movement as a symbolic expression of tile-sizes
- •Algorithm to automatically compute data movement as a symbolic expression of tile-sizes
- •Estimation of execution time for multi-level memory hierarchy
- •Formulation of nonlinear optimization problem for automatic solution

Data Movement Modeling for Tiled Loop Code

.6D Tiled Loop Code

for (ti=0:Ni:Ti) Tiling example for single level cache .6! Permutations brought by 6 tiling loops Footprints in point loops

for (tl=0:N1:Tl) for (tm=0:Nm:Tm) for (tn=0:Nn:Tn) for (i=ti:ti+Ti:1) for (j=tj:tj+Tj:1) for (k=tk:tk+Tk:1) for (l=tl:tl+Tl:1) fit in cache for (m=tm:tm+Tm:1) for (n=tn:tn+tn:1) Permutation of point C[i][j][k][l]+= A[i][m][k][n]* loops has no effects to B[j][n][l][m]; data movement

for (tj=0:Ni:Tj)

for (tk=0:Nk:Tk)

Automatic Data Movement Calculation

- •Bottom-up algorithm for each permutation
- •Prune loop permutations if they have same data movement expression

$$N_{i}N_{j}N_{k}N_{l} + N_{i}N_{m}N_{k}N_{n}(\frac{N_{l}}{T_{l}})(\frac{N_{j}}{T_{j}}) + N_{j}N_{n}N_{l}N_{m}\left(\frac{N_{k}}{T_{k}}\right)(\frac{N_{i}}{T_{i}})$$
 for (ti=0; tiT_{i}N_{j}N_{k}N_{l} + T_{i}N_{m}N_{k}N_{n}(\frac{N_{l}}{T_{l}})(\frac{N_{j}}{T_{j}}) + N_{j}N_{n}N_{l}N_{m}(\frac{N_{k}}{T_{k}}) for (tj=0; tjT_{i}T_{j}N_{k}N_{l} + T_{i}N_{m}N_{k}N_{n}(\frac{N_{l}}{T_{l}}) + T_{j}N_{n}N_{l}N_{m}(\frac{N_{k}}{T_{k}}) for (tk=0; tkT_{i}T_{j}T_{k}N_{l} + T_{i}N_{m}T_{k}N_{n}(\frac{N_{l}}{T_{l}}) + T_{j}N_{n}N_{l}N_{m} for (tl=0; tlT_{i}T_{j}T_{k}T_{l} + T_{i}N_{m}T_{k}N_{n} + T_{j}N_{n}T_{l}N_{m} for (tm=0; tmT_{i}T_{j}T_{k}T_{l} + T_{i}T_{m}T_{k}N_{n} + T_{j}N_{n}T_{l}T_{m} for (tn=0; tnT_{i}T_{j}T_{k}T_{l} + T_{i}T_{m}T_{k}T_{n} + T_{j}T_{n}T_{l}T_{m} \leq C tiles of C_{ijkl} , A_{imkn} , B_{jnlm}

Problem formalization for single level cache dataMov4 Bandwidth4


 Conditional Optimization problem based on data movement expression and cache capacity constraint

$$\operatorname{argmin}_{all\ T} N_i N_j N_k N_l + N_i N_m N_k N_n \left(\frac{N_l}{T_l}\right) \left(\frac{N_j}{T_j}\right) + N_j N_n N_l N_m \left(\frac{N_k}{T_k}\right) \left(\frac{N_i}{T_i}\right)$$


• under constraint $T_i T_j T_k T_l + T_i T_m T_k T_n + T_j T_n T_l T_m \le C$

.Edge Cases Handling: Tile Size equal to Range

- •If some problem range N_x can fit in cache, setting $T_x = N_x$ changes the cost
- • 2^d cases to be traversed for a pruned permutation Must be performed within and across trees
- •Tree shows all cases for a fixed permutation of Matmul
- •Each leaf contains a data movement expression
- •Merging leaves of all trees with same cost expression



Time Cost Model on Multi-level Cache



- •Optimization Problem: $\arg\min_{T}(\max_{i=1,2,3,4}\frac{dataMov_i}{bandwidth_i})$
- • P^L different max-min problems to solve for L-level memory hierarchy system, (P =
- #Pruned permutations)
- •Solver: Couenne (from COIN-OR)
- •Utilize BLIS micro-kernel to guarantee highthroughput on FMA unit
- Packing is required to reduce conflict misses

Experimental Evaluation

- •Evaluation on TTCG benchmark on i7-6700K, single thread, comparing to TBLIS, TCL-BLIS and TCL-MKL
- •Competitive when all tensors are huge
- •Outperform when some inputs tensor are large or output tensor is large

