•Analytical Cache Modeling and Tile-size Optimization for Tensor Contractions

Rui Li¹, Aravind Sukumaran-Rajam², Richard Veras³, Tze-Meng Low⁴, Fabrice Rastello⁵, Atanas Rountev⁶, P. Sadayappan¹

Utah¹, WSU², LSU³, CMU⁴, INRIA⁵, OSU⁶

Overview

Goal

•High performance tensor contraction on CPU

Challenge

- •Exponential space of valid code configurations
- •How to select the best performing code configuration?

Solution

- •Data movement is the critical factor affects performance
- •Develop analytical models to estimate the data movement based on the code configuration
- •Estimate the time of each code configuration and select the best performing version

Contributions

- •Modeling data movement of a multi-level memory hierarchy system as a non-linear optimization problem
- •Estimating the execution time of tensor contractions on a multi-level memory system

Data Movement Modeling for Tiled Loop Code

6D Tiled Loop Code

.6! Permutations brought by

6 tiling loops

- Footprints in point loops fit in cache
- Permutation of point loops has no effects to data movement

```
for(ti=0:Ni:Ti)
  for(tj=0:Ni:Tj)
  for(tk=0:Nk:Tk)
    for(tl=0:Nl:Tl)
    for(tm=0:Nm:Tm)
      for(tn=0:Nn:Tn)
      for(j=ti:ti+Ti:1)
         for(j=tj:tj+Tj:1)
         for(k=tk:tk+Tk:1)
         for(l=tl:tl+Tl:1)
         for(m=tm:tm+Tm:1)
         for(n=tn:tn+tn:1)
         C[i][j][k][l]+=
         A[i][m][k][n]*
         B[j][n][l][m];
```

List.1 Tiled version of tensor contraction (single level cache), Ni, Nj,..., Nn are problem ranges, Ti, Tj,..., Tn are tiles sizes.

Automatic Data Movement Calculation

- •Bottom-up algorithm for each permutation
- •Prune loop permutations with same data movement expression

$$N_{i}N_{j}N_{k}N_{l} + N_{i}N_{m}N_{k}N_{n}(\frac{N_{l}}{T_{l}})(\frac{N_{j}}{T_{j}}) + N_{j}N_{n}N_{l}N_{m}\left(\frac{N_{k}}{T_{k}}\right)(\frac{N_{i}}{T_{l}})$$
 for (ti=0; ti T_{i}N_{j}N_{k}N_{l} + T_{i}N_{m}N_{k}N_{n}(\frac{N_{l}}{T_{l}})(\frac{N_{j}}{T_{j}}) + N_{j}N_{n}N_{l}N_{m}(\frac{N_{k}}{T_{k}}) for (tj=0; tj T_{i}T_{j}N_{k}N_{l} + T_{l}N_{m}N_{k}N_{n}(\frac{N_{l}}{T_{l}}) + T_{j}N_{n}N_{l}N_{m}(\frac{N_{k}}{T_{k}}) for (tk=0; tk T_{i}T_{j}T_{k}N_{l} + T_{i}N_{m}T_{k}N_{n}(\frac{N_{l}}{T_{l}}) + T_{j}N_{n}N_{l}N_{m} for (tl=0; tl T_{i}T_{j}T_{k}T_{l} + T_{i}N_{m}T_{k}N_{n} + T_{j}N_{n}T_{l}N_{m} for (tm=0; tm T_{i}T_{j}T_{k}T_{l} + T_{i}T_{m}T_{k}N_{n} + T_{j}N_{n}T_{l}T_{m} for (tn=0; tn T_{i}T_{j}T_{k}T_{l} + T_{i}T_{m}T_{k}T_{n} + T_{j}T_{n}T_{l}T_{m} \leq C tiles of C_{ijkl} , A_{imkn} , B_{jnlm}

Problem Formalization for Single Level Cache dataMov4 Bandwidth4


•Conditional Optimization problem based on data movement expression and cache capacity constraint

•argmin
$$N_i N_j N_k N_l + N_i N_m N_k N_n (\frac{N_l}{T_l}) (\frac{N_j}{T_j}) + N_j N_n N_l N_m (\frac{N_k}{T_k}) (\frac{N_i}{T_i})$$


• under constraint $T_i T_j T_k T_l + T_i T_m T_k T_n + T_j T_n T_l T_m \leq C$

$= a_{11}a_{21} + a_{11}a_{11} + a$

- Edge Cases Handling: Tile Size Equal to Range If some problem range N_{χ} can fit in cache, setting
- $T_x = N_x$ changes the cost
- •2^d cases to be traversed for a pruned permutation Must be performed within and across trees
- •Fig.1 shows all cases for a fixed permutation of Matmul
- •Each leaf contains a data movement expression
- •Merging leaves of all trees with same cost expression



Time Cost Model on Multi-level Cache



- •Optimization Problem: $\arg\min_{T}(\max_{i=1,2,3,4}\frac{dataMov_i}{bandwidth_i})$
- • P^L different max-min problems to solve for L-level memory hierarchy system, (P =
- #Pruned permutations)
- •Solver: Couenne (from COIN-OR)
- •Utilize BLIS micro-kernel to guarantee highthroughput on FMA unit
- •Packing is required to reduce conflict misses

Experimental Evaluation

- •Evaluation on TTCG benchmark on i7-6700K, single thread, comparing to TBLIS, TCL-BLIS and TCL-MKL
- •Competitive when all tensors are huge
- •Outperform when some inputs tensor are large or output tensor is large

