Microprocessors & Interfacing

Interrupt (I)

Lecturer: Annie Guo

COMP9032 Week6

Lecture Overview

- · Introduction to Interrupt
 - Interrupt system specification
 - Interrupt priority
- · Interrupt in AVR
 - Interrupt vector table
 - Interrupt service routine
 - System reset

COMP9032 Week6

P9032 Week6

CPU Interaction with I/O

Two typical approaches:

- Polling
 - Software queries I/O devices
 - No extra hardware needed
 - Not efficient
 - It takes processor cycles to query a device even if it does not need any service.
- Interrupt
 - I/O devices generate signals to request services from CPU
 - Need special hardware to implement interrupt services
 - Efficient
 - A signal is generated only if the I/O device needs services from CPU.

COMP9032 Week6

Interrupt System

- An interrupt system implements interrupt services
- · It basically performs three tasks:
 - Detecting interrupt event
 - Responding to interrupt
 - Resuming normal programmed task

COMP9032 Week6

Detect Interrupt Event

- · Interrupt event
 - Associated with interrupt signal:
 - In different forms, including signal levels and edges.
 - Can be multiple and simultaneous
 - There may be many sources to generate an interrupt; A number of interrupts can be generated at the same time.
- · Approaches are required to
 - Identify an interrupt event among multiple sources
 - Determine which interrupt to serve if there are multiple simultaneous interrupts

COMP9032 Week6

Respond to Interrupt

- · Handling interrupt
 - Wait for the current instruction to finish.
 - Acknowledge the interrupting device.
 - Branch to the correct *interrupt service routine* (interrupt handler) to service interrupting device.

COMP9032 Week6

32 Week6 6

Resume Normal Task

 Return to the interrupted program at the point it was interrupted.


COMP9032 Week6

Interrupt Process Control

- · Interrupts can be enabled or disabled
 - Special cases exist, for example reset
 - · Will be covered later
- · Can be controlled in two ways:
 - Software control
 - Allow code to enable and disable selected or all interrupts.
 - Hardware control
 - E.g. disable further interrupts while an interrupt is being serviced

COMP9032 Week6

leek6 8



Interrupt Detection and Ack.

- · An interrupt request (IRQ) may occur at any time.
 - It can be represented by signal's rising or falling edges, or high or low levels.
- Signal Conditioning circuit detects these different types of signals.
- Interrupt Request Flip-Flop (IRQ-FF) holds the interrupt request until it is acknowledged.
 - When IRQ-FF is set, it generates a pending interrupt signal that goes towards the Sequence Controller.
 - IRQ-FF is reset when CPU acknowledges the interrupt with INTA signal.

COMP9032 Week6

Interrupt Detection and Ack. (cont.)

- Interrupts can be enabled and disabled by software instructions, which is supported by the hardware Interrupt Enable Flip-Flop (INTE-FF).
- When the INTE-FF is set, all interrupts are enabled and the pending interrupt is allowed through the AND gate to the sequence controller.
- The INTE-FF is reset in the following cases:
 - CPU acknowledges the interrupt.
 - CPU is reset.
 - Disable Interrupt Instruction is executed.

COMP9032 Week6

Interrupt Detection and Ack. (cont.)

- An interrupt acknowledge signal is generated by CPU when the current instruction has finished execution and CPU has detected the IRQ.
 - This resets the IRQ-FF and INTE-FF, and signals the interrupting device that CPU is ready to execute the interrupting device routine.
- At the end of the interrupt service routine, CPU executes a return-from-interrupt instruction.
 - Part of this instruction's job is to set INTE-FF to re-enable interrupts.
- Nested interrupts can happen if the INTE-FF is set during an interrupt service routine
 - An interrupt can therefore interrupt interrupting interrupts.

COMP9032 Week6

12

Multiple Sources of Interrupt

- To handle multiple sources of an interrupt, the interrupt system must
 - Identify which device has generated the IRQ.
 - · Using polling approach
 - · Using vectoring approach
 - Resolve simultaneous interrupt requests
 - · using prioritization schemes.

COMP9032 Week6


Polled Interrupts

- Software, instead of hardware, is responsible for finding the interrupting source.
 - The device must have a logic to generate the IRQ signal and to set an "I did it" bit in a status register that is read by CPU.
 - The bit is reset after the register has been read.

COMP9032 Week6


Week6 14

Polled Interrupt Execution Flow Device generates IRQ CPU polls status registers of all devices SW CPU found the interrupting device CPU executes the service routine for that device



Vectored Interrupts


- Interrupt system responses IRQ by asserting INTA.
- The interrupting device uses INTA to place information that identifies itself, called vector (i.e. address of interrupt service routine), onto the data bus for CPU to read.
- CPU uses the vector to execute the interrupt service routine.



Multiple Interrupt Masking

- · Interrupt system has multiple IRQ input pins.
- Masking enables some interrupts and disables others
- Individual disable/enable bit is assigned to each interrupting source.


COMP9032 Week6



Interrupt Priorities

- When multiple interrupts occur at the same time, which one will be serviced first?
- · Two resolution approaches:
 - Software solution
 - Polling software determines which interrupting source is serviced first.
 - Hardware solution
 - · Daisy chain.
 - Others

COMP9032 Week6



Daisy Chain Priority Solution IRQ CPU INTA Device 1 INTA Device 2 INTA ...INTA Device n Address Control COMP9032 Week6 23

Daisy Chain Priority Solution (cont.)

- CPU asserts INTA that is passed down the chain from device to device. The higherpriority device is closer to CPU.
- When the INTA reaches a device that generated the IRQ, that device does not pass along the INTA, instead puts its vector on the data bus. So lower-priority devices do NOT receive the INTA.

Transferring Control to Interrupt Service Routine

- · Hardware needs to save the return address.
 - Most processors save the return address on the stack.
- Hardware may also save some registers such as program status register.
 - AVR does not save any register. It is programmers' responsibility to save program status register and conflict registers.
- The delay from the time the IRQ is generated by the interrupting device to the time the Interrupt Service Routine (ISR) starts to execute is called *interrupt latency*.

COMP9032 Week6

Interrupt Service Routine

- A section of code to be executed when the corresponding interrupt is responded by CPU.
- Interrupt service routine is a special subroutine/function, therefore can be constructed with three parts:
 - Prologue:
 - Code mainly for saving conflict registers on the stack.
 - Body:
 - · Code for doing the required task.
 - Epilogue:
 - · Code for restoring all saved registers from the stack.
 - · The last instruction is the return-from-interrupt instruction.

COMP9032 Week6

Software Interrupt

- Software interrupt is the interrupt generated by software without a hardware-generated-IRQ.
- Software interrupt is typically used to implement system calls in OS.
- Some processors have a special machine instruction to generate software interrupt.
 - SWI in ARM.
- AVR does NOT provide a software interrupt instruction.
 - Programmers can use External Interrupts to implement software interrupts.

COMP9032 Week6

Reset


- Reset is a type of interrupt available in most processors (including AVR).
- · Non-maskable.
- Its service function mainly sets the system to the initial state (hence called reset interrupt).
 - No need to deal with conflict registers.

COMP9032 Week6

28

Non-Nested Interrupt


 Its interrupt service routine cannot be interrupted by another interrupt.



COMP9032 Week6

Nested Interrupts

• Interrupt service routines can be interrupted by other interrupts.



AVR Interrupts

- Basically can be divided into internal and external interrupts
- Each has a dedicated interrupt vector
- To be discussed
- Hardware is used to detect interrupt
- To enable an interrupt, two control bits must be set
 - the Global Interrupt Enable bit (I bit) in the Status Register, SREG · Using sei instruction
 - the enable bit for that interrupt
- To disable all maskable interrupts, reset the I bit in SREG
 - Using cli instruction
- Priority of interrupts is used to handle multiple simultaneous interrupts
 - To be discussed

COMP9032 Week6

Set Global Interrupt Flag

Syntax: sei · Operands: none I ← 1 Operation:

> - Sets the global interrupt flag (I) in SREG. The instruction following SEI will be executed before any pending interrupts.

Words: · Cycles:

· Example:

; set global interrupt enable sei

sleep ; enter sleep state, waiting for an interrupt

COMP9032 Week6

Clear Global Interrupt Flag

· Syntax: cli · Operands: none · Operation: $I \leftarrow 0$

> - Clears the Global interrupt flag in SREG. Interrupts will be immediately disabled.

· Words: 1 · Cycles:

 Example: in r18, SREG

; store SREG value ; disable interrupts ; do something very important here ; restore SREG value out SREG, r18

COMP9032 Week6

Interrupt Response Time

- · Basically 4 clock cycles minimum.
 - For saving the Program Counter (2 clock cycle)
 - For jumping to the interrupt routine (2 clock cycles)

COMP9032 Week6

Interrupt Vectors

- Each interrupt has a 4-byte (2-word) interrupt vector, containing an instruction to be executed after MCU has accepted the interrupt.
- · The lowest address space in the program memory is, by default, defined as the section for Interrupt Vectors.
- · The priority of an interrupt is based on the position of its vector in the program memory
 - The lower the address, the higher the priority level
- · RESET has the highest priority

COMP9032 Week6

Interrupt Vectors in Mega2560

Vector No.	Program Address ⁽²⁾	Source	Interrupt Definition
1	\$0000(1)	RESET	External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset, and JTAG AVR Reset
2	\$0002	INT0	External Interrupt Request 0
3	\$0004	INT1	External Interrupt Request 1
4	\$0006	INT2	External Interrupt Request 2
5	\$0008	INT3	External Interrupt Request 3
6	\$000A	INT4	External Interrupt Request 4
7	\$000C	INT5	External Interrupt Request 5
8	\$000E	INT6	External Interrupt Request 6
9	\$0010	INT7 External Interrupt Request 7	
10	\$0012	PCINT0	Pin Change Interrupt Request 0
11	\$0014	PCINT1	Pin Change Interrupt Request 1
12	\$0016 ⁽³⁾	PCINT2	Pin Change Interrupt Request 2
13	\$0018	WDT Watchdog Time-out Interrupt	
14	\$001A	TIMER2 COMPA	Timer/Counter2 Compare Match A
15	\$001C	TIMER2 COMPB Timer/Counter2 Compare Match B	

Interrupt Vectors in Mega2560

16	\$001E	TIMER2 OVF	Timer/Counter2 Overflow	
17	\$0020	TIMER1 CAPT	Timer/Counter1 Capture Event	
18	\$0022	TIMER1 COMPA	Timer/Counter1 Compare Match A	
19	\$0024	TIMER1 COMPB	Timer/Counter1 Compare Match B	
20	\$0026	TIMER1 COMPC	Timer/Counter1 Compare Match C	
21	\$0028	TIMER1 OVF	Timer/Counter1 Overflow	
22	\$002A	TIMERO COMPA	Timer/Counter0 Compare Match A	
23	\$002C	TIMER0 COMPB Timer/Counter0 Compare mat		
24	\$002E	TIMER0 OVF	IMER0 OVF Timer/Counter0 Overflow	
25	\$0030	SPI, STC	SPI Serial Transfer Complete	
26	\$0032	USARTO RX	0 RX USART0 Rx Complete	
27	\$0034	USARTO UDRE	ARTO UDRE USARTO Data Register Empty	
28	\$0036	USART0 TX	USART0 Tx Complete	
29	\$0038	ANALOG COMP	ANALOG COMP Analog Comparator	

COMP9032 Week6

Interrupt Vectors in Mega2560

30	\$003A	ADC	ADC Conversion Complete	
31	\$003C	EE READY	EEPROM Ready	
32	\$003E	TIMER3 CAPT	Timer/Counter3 Capture Event	
33	\$0040	TIMER3 COMPA	Timer/Counter3 Compare Match A	
34	\$0042	TIMER3 COMPB	Timer/Counter3 Compare Match B	
35	\$0044	TIMER3 COMPC	Timer/Counter3 Compare Match C	
36	\$0046	TIMER3 OVF	Timer/Counter3 Overflow	
37	\$0048	USART1 RX USART1 Rx Complete		
38	\$004A	USART1 UDRE USART1 Data Register Empty		
39	\$004C	USART1 TX USART1 Tx Complete		
40	\$004E	TWI	2-wire Serial Interface	
41	\$0050	SPM READY	Store Program Memory Ready	
42	\$0052 ⁽³⁾	TIMER4 CAPT	Timer/Counter4 Capture Event	
43	\$0054	TIMER4 COMPA Timer/Counter4 Compare Match A		
44	\$0056	TIMER4 COMPB	Timer/Counter4 Compare Match B	
45	\$0058	TIMER4 COMPC	Timer/Counter4 Compare Match C	
45	\$0058	TIMER4 COMPC	Timer/Counter4 Compare Match C	

COMP9032 Week6

Interrupt Vectors in Mega2560

46	\$005A	TIMER4 OVF	Timer/Counter4 Overflow
47	\$005C(3)	TIMER5 CAPT	Timer/Counter5 Capture Event
48	\$005E	TIMER5 COMPA	Timer/Counter5 Compare Match A
49	\$0060	TIMER5 COMPB	Timer/Counter5 Compare Match B
50	\$0062	TIMER5 COMPC	Timer/Counter5 Compare Match C
51	\$0064	TIMER5 OVF	Timer/Counter5 Overflow
52	\$0066 ⁽³⁾	USART2 RX	USART2 Rx Complete
53	\$0068 ⁽³⁾	USART2 UDRE	USART2 Data Register Empty
54	\$006A ⁽³⁾	USART2 TX	USART2 Tx Complete
55	\$006C(3)	USART3 RX	USART3 Rx Complete
56	\$006E(3))	USART3 UDRE	USART3 Data Register Empty
57	\$0070(3)	USART3 TX	USART3 Tx Complete

Interrupt Process

- · When an interrupt service occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are disabled.
- The user software can set the I-bit to allow nested
- · The I-bit is automatically set when a Return from Interrupt instruction, reti, is executed.
- · When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.
 - The Reset interrupt is an exception

Initialization of Interrupt Vector Table (IVT) in Mega2560

- · Typically an interrupt vector contains a branch instruction (jmp or rjmp) that branches to the first instruction of the interrupt service routine.
- · Or simply reti (return-from-interrupt) if you don't handle this interrupt.

COMP9032 Week6

Example of IVT Initialization in Mega2560




RESET in Mega2560


- · The ATmega2560 has five sources of reset:
 - Power-on Reset.
 - The MCU is reset when the supply voltage is below the Power-on Reset threshold (VPOT).
 - External Reset.
 - The MCU is reset when a low level is present on the RESET pin for longer than the minimum pulse length.
 - Watchdog Reset.
 - The MCU is reset when the Watchdog Timer period expires and the Watchdog is enabled.


COMP9032 Week6

RESET in Mega2560 (Cont.)

- Brown-out Reset.
 - The MCU is reset when the supply voltage VCC is below the Brown-out Reset threshold (VBOT) and the Brownout Detector is enabled.
- JTAG AVR Reset.
 - The MCU is reset as long as there is a logic one in the Reset Register, one of the scan chains of the JTAG system
- For each reset, there is a flag (bit) in <u>MCU</u> <u>Status Register</u>, MCUSR.
 - These bits are used to determine the source of the RESET interrupt.









Watchdog Timer

- · A peripheral I/O device on the microcontroller.
- It is really a counter that is clocked from a separate On-chip Oscillator (128 kHz at Vcc=5V)
- It can be controlled to produce different time intervals
 - 10 different periods determined by WDP3, WDP2, WDP1 and WDP0 bits in Watchdog Timer Control Register WDTCR.
- Can be enabled or disabled by properly updating WDCE bit and WDE bit in WDTCR.

COMP9032 Week6

Watchdog Timer (cont.)

- · Often used to detect software crash.
 - If enabled, it generates a Watchdog Reset interrupt when its time period expires.
 - When its period expires, Watchdog Reset Flag WDRF in MCU Status Register MCUSR is set.
 - This flag is used to determine if the watchdog timer has generated a RESET interrupt.
 - The flag is reset by a power-on reset, or by writing a logic zero to the flag.
 - Program needs to reset watchdog timer before its period expires by executing instruction wdr.

COMP9032 Week6

=0

Watchdog Timer Diagram




Table 12-1. Watchdog Timer Configuration

WDTON ⁽¹⁾	WDE	WDIE	Mode	Action on Time-out
1	0	0	Stopped	None
1	0	1	Interrupt Mode	Interrupt
1	1	0	System Reset Mode	Reset
1	1	1	Interrupt and System Reset Mode	Interrupt, then go to System Reset Mode
0	×	×	System Reset Mode	Reset

Note: 1. WDTON Fuse set to "0" means programmed and "1" means unprogrammed.

32 Week6

Watchdog Timer Control Register

 WDTCSR is used to control the timing range of the watchdog timer. It is an memory mapped I/O register in AVR

7	6	5	4	3	2	1	0
WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Source: Atmega2560 Data Shee

COMP9032 Week6

WDTCSR Bit Definition

- Bit 7 (WDIF)
- Watchdog interrupt flag
- Bit 6 (WDIE)
 - Watchdog interrupt enable
- Bit 4 (WDCE)
 - Watchdog change enable
 - Should be set before any changes to be made
- Bit 3 (WDE)
 - Watchdog enable
 - Set to enable watchdog; clear to disable the watchdog
- Bits 5, 2-0 (WDP3, WDP2, WDP1, WDP0)
 - Prescaler
 - · Determine the watchdog time reset intervals

COMP9032 Week6

32 Week6 54

Watchdog Timer Prescale

WDP3	WDP2	WDP1	WDP0	Number of WDT Oscillator Cycles	Typical Time-out at V _{CC} = 5.0V
0	0	0	0	2K (2048) cycles	16ms
0	0	0	1	4K (4096) cycles	32ms
0	0	- 1	0	8K (8192) cycles	64ms
0	0	1	1	16K (16384) cycles	0.125s
0	1	0	0	32K (32768) cycles	0.25s
0	1	0	1	64K (65536) cycles	0.5s
0	1	1	0	128K (131072) cycles	1.0s
0	1	1	1	256K (262144) cycles	2.0s
1	0	0	0	512K (524288) cycles	4.0s
1	0	0	1	1024K (1048576) cycles	8.0s

COMP9032 Week6

Examples · Enable watchdog ; Write logical one to bit WDE ldi r16, (1<<WDE) sts WDTCSR, r16 COMP9032 Week6

Examples

- · Disable watchdog
 - Refer to the data sheet

; Write logical one to WDCE and WDE ldi r16, (1<<WDCE)|(1<<WDE) sts WDTCSR, r16 ; Turn off WDT ldi r16, (0<<WDE) sts WDTCSR, r16

Examples

- · Select a scale
 - Refer to the data sheet

; Write logical one to WDCE and WDE ldi r16, (1<<WDCE)|(1<<WDE) sts WDTCSR, r16 ; set time-out as 1 second ldi r16, (1<<WDP2)|(1<<WDP1) sts WDTCSR, r16

Watchdog Reset

• Syntax: wdr Operands:

reset the watchdog timer. Operation:

Words: · Cycles: 1

COMP9032 Week6

Exercise

• The program in the next slide is not robust, may lead to a crash. Why? How to detect the crash?

Reading Material

- Chapter 10: Interrupts and Real-Time Events. Microcontrollers and Microcomputers by Fredrick M. Cady.
- · Mega2560 Data Sheet.
 - System Control and Reset.
 - Watchdog Timer.
 - Interrupts.

COMP9032 Week6

32 Week6 62

Homework

- 1. Refer to the AVR Instruction Set manual, study the following instructions:
 - Bit operations
 - · sei, cli
 - · sbi, cbi
 - MCU control instructions
 - wdr

COMP9032 Week6

Homework

1. What is the function of the following code?

64