#### **Microprocessors & Interfacing**

### AVR ISA & AVR Programming (I)

Lecturer: Annie Guo

COMP9032 Week2

#### **Lecture Overview**

- · AVR ISA and instructions
  - A brief overview
- · AVR programming (I)
  - Implementation of basic programming constructs

COMP9032 Week2

P9032 Week2

#### **Atmel AVR**



- · 8-bit RISC architecture
  - Most instructions have 16-bit fixed length
  - Most instructions take 1 clock cycle to execute.
- · Load-store memory access architecture
  - All AL calculations are on registers
- Internal program memory and data memory
- Wide variety of on-chip peripherals (digital I/O, ADC, EEPROM, UART, pulse width modulator (PWM) ...).

COMP9032 Week2

#### **AVR Registers**

- · General purpose registers
  - 32 8-bit registers, R0 ~ R31 or r0 ~ r31
  - Can be further divided into two groups
    - First half group (R0 ~ R15) and second half group (R16 ~ R31)
    - Some instructions work only on the second half group R16~R31
      - Due to the limitation of instruction encoding bits
        - » Will be covered later
      - E.g. *Idi rd, #number* ;rd ∈ R16~R31

COMP9032 Week2

#### **AVR Registers (cont.)**

- · General purpose registers
  - The following register pairs can work together as address registers (or address pointers)
    - X, R27:R26
    - Y, R29:R28
    - Z, R31:R30
  - The following registers can be applied for specific purpose
    - R1:R0 store the result of multiplication instruction
    - R0 stores the data loaded from the program memory

COMP9032 Week2

#### **AVR Registers (cont.)**

- · I/O registers
  - 64+ 8-bit registers
    - Their names are defined in m2560def.inc file
  - Used in input/output operations
    - Mainly storing data/addresses and control signal bits
  - Will be covered in detail later
- Status register (SREG)
  - A special I/O register

COMP9032 Week2

6

#### **SREG**

- · The Status Register (SREG) contains information about the result of the most recently executed AL instruction. This information can be used for altering program flow in order to perform conditional operations.
- SREG is updated by hardware after an AL operation.
  - Some instructions such as load do not affect SREG.
- SREG is not automatically saved when entering an interrupt routine and restored when returning from an interrupt. This must be handled by software.
  - Using in/out instruction to store/restore SREG
  - To be covered later


COMP9032 Week2

**SREG** (cont.) Н S ٧ Ν С • Bit 0 - C: Carry Flag - Its meaning depends on the operation. • For subtraction x-y, where x and y are unsigned integers, it

- - For addition x+y, it is the carry from the most significant bit
  - indicates whether x<y or not. If x<y, C=1; otherwise, C=0.

COMP9032 Week2


SREG (cont.)



- Bit 1 Z: Zero Flag
  - Z indicates a zero result in an arithmetic or logic operation. 1: zero. 0: Non-zero.
- Bit 2 N: Negative Flag
  - N is the most significant bit of the result.

COMP9032 Week2


SREG (cont.)



- Bit 3 V: Two's Complement Overflow Flag
  - The Two's Complement Overflow Flag V supports two's complement arithmetic.
- Bit 4 S: Sign Bit
  - Exclusive OR between the Negative Flag N and the Two's Complement Overflow Flag V (S = N ⊕V).

COMP9032 Week2

SREG (cont.)



- Bit 5 H: Half Carry Flag
  - The Half Carry Flag H indicates a Half Carry (carry from bit 3) in some arithmetic operations.
  - Half Carry is useful in BCD arithmetic.


COMP9032 Week2


**SREG** (cont.)





- Bit 6 T: Bit Copy Storage
  - Used for copying a bit from one register to another
    - · The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the operated bit.

COMP9032 Week2














## AVR Instruction Format • For AVR, almost all instructions are 16 bits long - For example • add Rd, Rr • sub Rd, Rr • mul Rd, Rr • brge k • Some instructions are 32 bits long - For example • Ids Rd, k (0 ≤ k ≤ 65535) - loads 1 byte from the SRAM to a register.











```
Transfer Instructions

    Memory


· GP register

    Data memory

       • E.g. MOV Rd, Rr
                                       • E.g. LD Rd, X
· I/O registers
                                             ST X, Rr
       • E.g. IN Rd, PORTA
                                    - Program memory
            OUT PORTB, Rr
                                       • E.g. LPM

    Stack

                                    - EEPROM memory
       • PUSH Rr
                                       · Not covered in this course
       • POP Rd
· Immediate values
       • E.g. LDI Rd, K8
                         COMP9032 Week2
                                                            23
```



# Bit & Other Instructions • Bit - Set bit • E.g. SBI PORTA, b - Clear bit • E.g. CBI PORTA, b - Bit copy • E.g. BST Rd, b COMP9032 Week2

#### **AVR Instructions (cont.)**

- Not all instructions are implemented in all AVR controllers.
- Refer to the data sheet of a specific microcontroller
- Refer to online AVR instruction document for the detail description of each instruction
  - Get a general view of the instruction set
  - Learn each instruction when use it.

COMP9032 Week2 26

#### **AVR Addressing Modes**

- · Immediate
- · Register direct
- · Memory related addressing mode
  - Data memory
    - Direct
    - Indirect
    - · Indirect with Displacement
    - Indirect with Pre-decrement
    - · Indirect with Post-increment
  - Program memory
  - EPROM memory
    - · Not covered in this course

9032 Week2

#### **Immediate Addressing**

- · The operands come from the instructions
- · For example

andi r16, **\$0F** 

- Bitwise logic AND operation
  - Clear upper nibble of register r16

COMP9032 Week2

2

#### **Register Direct Addressing**

- The operands come from general purpose registers
- For example

and r16, r0


- r16 ← r16 and r0
  - Clear upper nibble of register r16 if r0 = 0x0F

COMP9032 Week2

29


#### **Register Direct Addressing**

- The operands come from the I/O registers
- · For example




## Data Direct Addressing lata memory address is given direct.

- The data memory address is given directly from the instruction
- · For example



#### **Indirect Addressing**

- The address of memory data is from an address pointer (X, Y, Z)
- · For example




## Indirect Addressing with Displacement

- The address of memory data is from (Y,Z)+q


#### Indirect Addressing with Predecrement

- The address of memory data is from an address pointer (X, Y, Z) and the value of the pointer is autodecreased **before** each memory access.
- · For example




#### Indirect Addressing with Postincrement


- The address of memory data is from an address pointer (X, Y, Z) and the value of the pointer is autoincreased after each memory access.
- · For example





#### **Direct Program Addressing**


- The instruction address is from instruction
- · For example












# AVR Programming • Refer to the AVR Instruction Set document for the complete list of instructions - http://www.cse.unsw.edu.au/~cs9032, follow the link: References → Documents →AVR-Instruction-Set.pdf • The rest of the lecture demonstrates - AVR assembly programming to implement some basic constructs with examples • Sequence • Selection • Iteration



#### What instructions do you need?

- mul

COMP9032 Week2

#### **Subtract without Carry**

Syntax: sub Rd, Rr

 Operands: Rd, Rr  $\in$  {r0, r1, ..., r31}

· Operation: Rd←Rd-Rr · Flags affected: H, S, V, N, Z, C

• Words: · Cycles:

COMP9032 Week2

#### **Multiply Unsigned**

mul Rd, Rr Syntax:

· Operands: Rd, Rr  $\in$  {r0, r1, ..., r31}

· Operation: r1:r0←Rr\*Rd

– (unsigned←unsigned \* unsigned )

2

· Flags affected: Z, C

- C is set if bit 15 of the result is set; cleared otherwise.

· Words: 1

· Cycles:

COMP9032 Week2

#### What instructions do you need?

- sub
- mul
- Idi
- mov

COMP9032 Week2

#### **Load Immediate**

Syntax: ldi Rd, k

 Operands:  $Rd \in \{r16, ..., r31\}, 0 \le k \le 255$ 

 Operation: · Flag affected: None

Words:

Cycles:

 Encoding: 1110 kkkk dddd kkkk

· Example:

ldi r16, \$42 ; Load \$42 to r16

COMP9032 Week2

#### **Recall: AVR Registers**

- · General purpose registers
  - 32 8-bit registers, R0 ~ R31 or r0 ~ r31
  - Can be further divided into two groups
    - First half group: R0 ~ R15 and second half group: R16 ~
    - · Some instructions work only on the second half group R16~R31

- Due to the limitation of instruction encoding bits

» Will be covered later

- E.g. Idi rd, #number ;rd ∈ R16~R31

COMP9032 Week2

#### **Copy Register**

• Syntax: mov Rd, Rr

• Operands: Rd, Rr ∈{r0,r1,...,r31}

Operation: Rd←RrFlag affected: NoneWords: 1Cycles: 1

COMP9032 Week2

#### Sequence (2/5)

- AVR code for  $z = 2x xy x^2$ 
  - where all data including results from multiplications are 8-bit unsigned numbers; and x, y, z are stored in registers r2, r3, and r4, respectively.

```
; r16\overline{\leftarrow 2}
ldi
        r16, 2
                          ; r1:r0 \leftarrow 2x
mul
       r16, r2
mov
        r5, r0
                          ; r5 	← 2x
        r2. r3
                          ; r1:r0 \leftarrow xv
mul
                          ; r5 ← 2x-xy
sub
        r5, r0
                          ; r1:r0 ← x<sup>2</sup>
mul
       r2, r2
sub
        r5, r0
                          ; r5 ← 2x-xy- x<sup>2</sup>
                          ; r4 ← z
mov r4, r5
```

- 8 instructions and 11 cycles

COMP9032 Week2

#### Sequence (3/5)

- AVR code for  $z = 2x xy x^2$ 
  - where all data including products from multiplication are 8-bit unsigned numbers; and x, y, z are stored in registers r2, r3, and r4, respectively.

; r16 ← 2 ldi r16, 2 mul r16, r2 ; r1:r0  $\leftarrow$  2x r4, r0 ; r4 **←** 2x mov mul r2, r3 ; r1:r0 ← xy ; r4 ← 2x-xy r4, r0 sub mul r2, r2 ; r1:r0 

x2 r4, r0 ; r4  $\leftarrow$  2x-xy-  $x^2$ sub

- 7 instructions and 10 cycles

COMP9032 Week2

#### Sequence (4/5)

· Expressions

$$z = 2x - xy - x2$$
$$z = x(2 - (x + y))$$

 where all data including products from multiplications are 8-bit unsigned numbers; and x, y, z are stored in registers r2, r3, and r4, respectively.

COMP9032 Week2

52

#### What instructions do you need?

- sub
- mul
- Idi
- mov
- add

COMP9032 Week2

#### **Add without Carry**

• Syntax: add Rd, Rr

• Operands: Rd, Rr ∈{r0, r1, ..., r31}

Operation: Rd←Rd + Rr
 Flags affected: H, S, V, N, Z, C

• Words: 1

• Cycles: 1

COMP9032 Week2

2 Week2 54

#### Sequence (5/5)

- · AVR code for  $z = 2x - xy - x^2$ z = x(2 - (x + y))
  - where all data including products from multiplications are 8bit unsigned numbers; and x, y, z are stored in registers r2, r3, and r4, respectively.

```
mov r4, r2
                     ; r4 ← x
add
      r4, r3
                     ; r4 ← x+y
ldi
      r16, 2
                     ; r16 ← 2
      r16, r4
                     ; r16 \leftarrow 2-(x+y)
sub
                     ; r1:r0 \leftarrow x(2-(x+y))
      r2, r16
mul
mov r4, r0
                     ; r4 ← z
```

- 6 instructions and 7 cycles

COMP9032 Week2

#### Selection (1/2) - example

· IF-THEN-ELSE control structure



- Assume numbers a, b are 8-bit signed integers and stored in registers. You need to decide which registers to use.
- · Instructions involved:
  - Compare
  - Conditional branch
  - Unconditional jump

COMP9032 Week2

#### Compare

· Syntax: cp Rd, Rr

Operands:  $Rd \in \{r0, r1, ..., r31\}$ Rd-Rr (Rd is not changed) Operation:

Flags affected: H, S, V, N, Z, C

Words: · Cycles:

Example:

cp r4, r5 ; Compare r4 with r5 ; Branch if r4 ≠ r5 brne notea

noteq: nop ; Branch destination (do nothing)

COMP9032 Week2

#### **Compare with Immediate**

cpi Rd, k · Syntax:

· Operands:  $Rd \in \{r16,\, r17,\, \ldots,\, r31\}$  and  $0 \leq k \leq 255$ 

Rd - k (Rd is not changed) Operation:

· Flags affected: H, S, V, N, Z, C

· Words: 1 · Cycles:

COMP9032 Week2

#### **Conditional Branch**

Syntax: brge k · Operands:

· Operation: If Rd≥Rr (N⊕V=0) then PC←PC+k+1, else PC ← PC+1 if condition is false

· Flag affected: None

Words:

· Cycles: 1 if condition is false; 2 if condition is

COMP9032 Week2

#### **Relative Jump**


· Syntax: rjmp k Operands:  $-2K \le k \le 2K$  Operation: PC←PC+k+1


· Flag affected: None · Words:


· Cycles: 2

COMP9032 Week2


#### Selection (2/2) · IF-THEN-ELSE control structure if(a<0) h=1: b=-1; - Numbers a, b are 8-bit signed integers and stored in registers. You need to decide which registers to use .def a=r16 .def b=r17 cpi ;ifa≥0, go to ELSE ELSE brge ;b=1 ;end of IF statement ldi b, 1 END rjmp ELSE: ldi b, -1 ;b=-1 END:







# Homework 1. Refer to the AVR Instruction Set document (available at http://www.cse.unsw.edu.au/~cs9032, under the link References → Documents → AVR-Instruction-Set.pdf). Study the following instructions: - Arithmetic and logic instructions - add, adc, adiw, sub, subi, sbc, sbci, sbiw, mul, muls, mulsu - and, andi, or, ori, eor - com, neg



#### **Homework**

- 2. Write the assembly code for the following functions
  - 1) 2-byte addition (i.e, addition on 16-bit numbers)
  - 2) 2-byte signed subtraction
  - 3) 2-byte signed multiplication
- 3. Inverse a string of ten characters that is stored in the registers r0~r9; and store the inversed string in registers r10~r19

COMP9032 Week2

67