DIGITAL VLSI PROJECTS





HRITAM MITRA GitHub

PROJECT TITLE :-

STRUCTURAL / GATE LEVEL MODELLING OF FULL ADDER USING HALF ADDER.

BASIC CONCEPTS:-

HALF ADDER:-


- 1) A combinational circuit that performs addition of two bits is known as Half Adder.
- 2) The input variables designated to Augend and Addend bits.
- 3) The output variables designated to Sum and Carry.

FULL ADDER:-

- 1) A combinational circuit that performs addition of three bits is known as Full Adder.
- 2) The input variables designated to Augend, Addend and carry from the lower significant position bits.
- 3) The output variables designated to Sum and Carry.


CIRCUIT DIAGRAM:-

TRUTH TABLES :-




"A" input	"B" input	"Sum" bit	"Carry" bit	
0	0	0		
0	1	1	0	
1	1	0	1	
1	0	1	0	

Truth table of HALF ADDER



	Input	s	Outputs	
A	В	Cin	Σ	Co
0	0	0	0	0
0	O	1	1	0
0	1	o	1	0
0	1	1	0	1
1	O	O	1	0
1	0	1	0	1
1	1	O	0	1
1	1	1	1	1
			Sum	Carr


Truth table of FULL ADDER




- 6. Skywater 130 PDK (
- 5. Yosys (Gate level synthesis using technology library)
 - 6. Skywater 130 PDK (Technology library has used in this project)

MAIN PROGRAM CODE






TESTBENCH CODE



```
Symbols
                   fa_by_ha.v 🗶
                                    tb_fa.v ⋈
                   1
                         // TESTBENCH CODE
 & tb fa [3]
                   2
Variables
                   3
                         module tb_fa();
  @ Cin [4]
                             reg a,b,Cin; // Inputs of the full adder
                   4
  @ Cout [5]
                             wire sum, Cout; // Outputs of the full adder
                   5
  @a[4]
                   6
                       □initial begin
  ø b [4]
                           $dumpfile("full_adder.vcd"); // all the binaries will be dumped into that file
                   7
  @ sum [5]
                           $dumpvars; // all the variables will be dumped into that file
                   8
                   9
                           $display("CHECKING THE OUTPUTS OF THE FULL ADDER");
                  10
                           $display ("Time \t A \t B \t Cin \t S \t Cout");
                  11
                           $monitor("%g \t %b \t %b \t %b \t %b \t %b \t %b\t, %b", $time,a,b,Cin,sum,Cout); // monitoring the change of output in accordance with change of input
                  12
                  13
                           // applying the inputs to test the characteristics of the full adder
                  14
                  15
                           #0 {a,b,Cin}=3'b000;
                  16
                           #5 {a,b,Cin}=3'b001;
                  17
                           #10 {a,b,Cin}=3'b010;
                  18
                           #15 {a,b,Cin}=3'b011;
                  19
                           #20 {a,b,Cin}=3'b100;
                  20
                           #25 {a,b,Cin}=3'b101;
                           #30 {a,b,Cin}=3'b110;
                  21
                  22
                           #35 {a,b,Cin}=3'b111;
                  23
                           #40 $finish;
                  24
                  25
                         full_adder FA(a,b,Cin,sum,Cout);
                         endmodule
                  26
```



OUTPUT/RESULT





Executing the abovementioned *object dump file* by using this command line.

VCD info: dumpfile full_adder.vcd opened for output.								
CHECKING THE OUTPUTS OF THE FULL ADDER								
Time	Α	В	Cin	S	Cout			
0	0	0	0	0	0			
5	0	0	1	1	0			
15	0	1	0	1	0			
30	0	1	1	0	1			
50	1	0	0	1	0			
75	1	0	1	0	1			
105	1	1	0	0	1			
140	1	1	1	1	1			

This is the truth table of **full adder**.

Hence, the modelling of the **full adder** using half adder has been successfully done.

HRITAM MITRA-LINKDIN

BEHAVIORAL TO RTL LEVEL SYNTHESIS

STEP 1:-



Here we will use yosys for the

Behavioral level --> RTL --> Logic gate level --> Physical gate level synthesis.

yosys -- Yosys Open SYnthesis Suite

Copyright (C) 2012 - 2019 Clifford Wolf <clifford@clifford.at>

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Yosys 0.9 (git shal 1979e0b)



STEP 2:-



Now, reading the verilog file (fa_by_ha.v).

yosys> read_verilog fa_by_ha.v

1. Executing Verilog-2005 frontend: fa_by_ha.v

Parsing Verilog input from `fa_by_ha.v' to AST representation.

Generating RTLIL representation for module `\half_adder'.

Generating RTLIL representation for module `\full_adder'.

Successfully finished Verilog frontend.



STEP 3:-




Now analyse of the *hierarchy* of our design.

yosys> hierarchy -check -top full_adder

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy.. Top module: \full_adder Used module: \half_adder

7.2. Analyzing design hierarchy.. Top module: \full_adder Used module: \half_adder Removed 0 unused modules.





HRITAM MITRA- GitHub

Logic Gate Level to Physical Gate Level Synthesis

STEP 1:-



Performing synthesis steps by using commands.

Printing the statistics after synthesis. There will be all the informations regarding the number of gates, memory bits, cells, wires etc.

17.26. Printing statistics.

=== full_adder ===

Number of wires:
Number of public wires:
Number of public wire bits:
Number of memory sits:
Number of memory bits:
Number of processes:
Number of cells:

\$_OR_ half_adder

half_adder ===

1

1

STEP 2:-



Technology mapping by the tool, abc.

Here we are using the liberty file (.lib) of skywater 130 technology.

(FOR DETAILS PLEASE VISIT MY GITHUB REPO)

yosys> abc -liberty sky130_fd_sc_ls__ff_085C_1v95.lib

5. Executing ABC pass (technology mapping using ABC).

5.1. Extracting gate netlist of module '\full_adder' to '<abc-temp-dir>/input.blif' Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

OUTPUT OF abc tool:-



5.2.2. Re-integrating ABC results.

ABC RESULTS: sky130_fd_sc_ls__and2_1 cells:
ABC RESULTS: sky130_fd_sc_ls__xor2_1 cells:
ABC RESULTS: internal signals: 0
ABC RESULTS: input signals: 2
ABC RESULTS: output signals: 2

Removing temp directory.

HRITAM MITRA- LINKDIN HRITAM MITRA- GitHub

TECHNOLOGY MAPPING

```
6. Executing TECHMAP pass (map to technology primitives).

6.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from '<techmap.v>' to AST representation.
Generating RTLIL representation for module '\_90_simplemap_bool_ops'.
Generating RTLIL representation for module '\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module '\_90_simplemap_logic_ops'.
Generating RTLIL representation for module '\_90_simplemap_compare_ops'.
Generating RTLIL representation for module '\_90_simplemap_various'.
Generating RTLIL representation for module '\_90_simplemap_registers'.
Generating RTLIL representation for module '\_90_shift_ops_shr_shl_sshr'.
Generating RTLIL representation for module '\_90_fa'.
Generating RTLIL representation for module '\_90_fa'.
Generating RTLIL representation for module '\_90_alu'.
Generating RTLIL representation for module '\_90_mod'.
Generating RTLIL representation for module '\_90_mod'.
Generating RTLIL representation for module '\_90_pow'.
```

OPTIMIZATION OF CELLS



yosys> opt

```
13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module full_adder.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module '\full_adder'.
Finding identical cells in module '\full_adder'.
Removed a total of 0 cells.

13.3. Executing OPT_MEXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \full_adder..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \half_adder..
Creating internal representation of mux trees.
No muxes found in this module.
Running muxtree optimizer on module \half_adder..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 muttiplexer ports.

13.4. Executing OPT_REDUCE pass (consolidate \*mux and \$reduce_* inputs).
Optimizing cells in module \full_adder.
Optimizing cells in module \half_adder.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module '\full_adder'.
Finding identical cells in module '\full_adder'.
Finding identical cells in module \half_adder'.
Removed a total of 0 cells.

13.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \half_adder..
Removed 0 unused cells and 3 unused wires.

*suppressed ~2 debug messages>

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module full_adder.

13.9. Finished OPT passes. (There is nothing left to do.)
```

13. Executing OPT pass (performing simple optimizations).

PRINTING THE SATISTICS (NO. Of cells used & chip area for modules)

```
Chip area for module '\full_adder': 7.992000

=== half_adder ===

Number of wires: 4
Number of wire bits: 4
Number of public wires: 4
Number of public wire bits: 4
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of cells: 2
sky130_fd_sc_ls_and2_1 1
sky130_fd_sc_ls_aror2_1 1

Chip area for module '\half_adder': 20.779200

=== design hierarchy ===

full_adder 1
half_adder 2
Number of wires: 16
Number of wire bits: 16
Number of public wires: 16
Number of public wire bits: 16
Number of public wire bits: 16
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of processes: 0
Number of processes: 0
Number of processes: 0
Number of cells: 5
sky130_fd_sc_ls__and2_1 2
sky130_fd_sc_ls__and2_1 2
sky130_fd_sc_ls__aror2_1 1
sky130_fd_sc_ls__aror2_1 2
Chip area for top module '\full_adder': 49.550400
```

HRITAM MITRA-LINKDIN

HRITAM MITRA- GitHub

Writing the synth log file after technology mapping



yosys> write_verilog -noattr synth_2.v 14. Executing Verilog backend.
Dumping module `\full_adder'.
Dumping module `\half_adder'.

Synthesis log file after technology mapping

```
synth_2.v
/mnt/f/digital_vlsi_projects/Synthesis
                                                                                                                            Open ▼ +
                                                                                                          module full_adder(a, b, Cin, sum, Cout);
  wire C1;
  wire C2;
  input Cin;
  output Cout;
  wire S1;
  input a;
  input b;
  output cymp.
| Solution | Solution
```

We can use a script file for routine execution steps. Though this step is optional. We can use this file instead of doing the baby steps.

(FOR DETAILS PLEASE VISIT MY GITHUB REPO)







HRITAM MITRA- LINKDIN

HRITAM MITRA- GitHub

Physical gate level synthesis

(For HA and FA modules)





THANK YOU