

1.

HEX	Binary	Offset	set	tag	1	2	3	4
0000	0000 0000 0000 0000	0000	000	0000 0000 0	miss	miss	miss	miss
0004	0000 0000 0000 0100	0100	000	0000 0000 0	Hit	Hit	Hit	Hit
000c	0000 0000 0000 1100	1100	000	0000 0000 0	Hit	Hit	hit	Hit
00d0	0000 0000 1101 0000	0000	101	0000 0000 1	Miss	Miss	Miss	Miss
00e0	0000 0000 1110 0000	0000	110	0000 0000 1	Miss	Miss	Miss	Miss
1130	0001 0001 0011 0000	0000	011	0001 0001 0	Miss	Miss	Miss	Miss
0028	0000 0000 0010 1000	1000	010	0000 0000 0	Miss	miss	Miss	Miss

113c	0001 0001 0011 1100	1100	011	0001 0001 0	Hit	Hit	Hit	Hit
2204	0010 0010 0000 0100	0100	000	0010 0010 0	hit	Hit	Hit	Hit
0010	0000 0000 0001 0000	0000	001	0000 0000 0	Miss	Miss	Miss	Miss
0004	0000 0000 0000 0100	0100	000	0000 0000 0	Miss	Hit	Hit	Hit

0040	0000 0000 0100 0000	0000	100	0000 0000 0	Miss	Miss	Miss	Miss
2208	0010 0010 0000 1000	1000	000	0010 0010 0	Miss	Miss	Hit	Hit
0008	0000 0000 0000 1000	1000	000	0000 0000 0	Miss	Miss	Hit	Hit
00a0	0000 0000 1010 0000	0000	010	0000 0000 1	Miss	Miss	Miss	Miss

0004	0000 0000 0000 0100	0100	000	0000 0000 0	Hit	Hit	Hit	Hit
1104	0001 0001 0000 0100	0100	000	0001 0001 0	Miss	Miss	Miss	Miss
000c	0000 0000 0000 1100	1100	000	0000 0000 0	Miss	Hit	Hit	Hit
0084	0000 0000 1000 0100	0100	000	0000 0000 1	Miss	Miss	Miss	Miss
000c	0000 0000 0000 1100	1100	000	0000 0000 0	Miss	Hit	Hit	Hit
3390	0011 0011 1001 0000	0000	001	0011 0011 1	Miss	Miss	Miss	Miss
00b0	0000 0000 1011 0000	0000	011	0000 0000 0	Miss	Miss	Miss	Miss
1100	0001 0001	0000	000	0001 0001 0	miss	miss	hit	hit

	0000 0000							
0028	0000 0000 0010 1000	1000	010	0000 0000 0	hit	Hit	Hit	Hit
0070	0000 0000 0111 0000	0000	111	0000 0000 0	Miss	Miss	Miss	Miss
00d0	0000 0000 1101 0000	0000	101	0000 0000 1	Hit	Miss	Miss	Miss
0008	0000 0000 0000 1000	1000	000	0000 0000 0	Miss	Hit	Hit	Hit
3394	0011 0011 1001 0100	0100	001	0011 0011 1	Hit	Hit	Hit	Hit

2.

Instruction miss cycles = $I \times 0.02 \times 100 = 2 \times I$

Data miss cycles = $I \times 0.36 \times 0.04 \times 100 = 1.44 \times I$

Total memory stall cycles = $2 \times I + 1.44 \times I = 3.44 \times I$

$CPI_{stall} = 2 + 3.44 = 5.44$

CPU time with stalls / CPU time with perfect cache

= $I \times CPI_{stall} \times \text{Clock cycle} / I \times CPI_{perfect} \times \text{Clock cycle}$

= $5.44 / 2$

= 2.72

3. (a)

Total words = $64/4 = 16$

Number of words left = $16-1 = 15$

$T_{miss} = 2.5 + 50 + (15)(5) + 2.5 = 130\text{ns}$

(b)

$T_s = (0.95)(2.5) + (0.05)(130) = 8.875\text{ns}$

After modification,

$$\text{Total words} = 128/4 = 32$$

$$\text{Number of words left} = 32 - 1 = 31$$

$$T_{\text{miss}} = 2.5 + 50 + (31)(5) + 2.5 = 210\text{ns}$$

$$T_s = (0.97)(2.5) + (0.03)(210) = 8.725\text{ns}$$

Therefore, average memory access time is reduced.

4.

(1)

$$\text{Miss Penalty} = \text{cache line size} * ((\text{clock cycle to send the address to main memory}) + (\text{clock cycles to access a 32 bit}))$$

$$= 1 * (1 + 4)$$

$$= 5 \text{ Clock Cycles}$$

(2)

$$\text{Cache Line Size} = 4 \text{ Words}$$

This means when 1 block is accessed, other 3 blocks will be accessed as well

$$\text{Time Penalty} = \text{cache line size} * ((\text{clock cycle to send the address to main memory}) + (\text{clock cycles to access a 32 bit}))$$

$$= 4 * (1 + 4)$$

$$= 20 \text{ Clock Cycles}$$

(3)

$$\text{Cache Line Size} = 4$$

$$\text{Number of blocks left} = 4 - 1 = 3$$

$$\text{Time to access word after initial transfer} = 1 \text{ Clock Cycle}$$

$$\text{Initial Transfer} = (\text{clock cycle to send the address to main memory}) + (\text{clock cycles to access a 32 bit})$$

$$= 1 + 4$$

$$= 5$$

$$\text{Rest Transfer} = \text{Number of blocks left} * (\text{clock cycles to access a 32 bit})$$

$$= 3 * 1$$

$$= 3$$

$$\text{Miss Penalty} = 5 + 3 = 8 \text{ Clock Cycles}$$