
c_counter_binary_0
CLK
Q[9:0]
Binary Counter
blk_mem_gen_0
BRAM_PORTA
addra[9:0]
clka
douta[15:0]
Block Memory Generator
i2s_transmitter_0
bclk
lrclk
rst
data_left[15:0]
data_right[15:0]
RTL
sdata
i2s_transmitter_v1_0
dac_sdata_ext
ila_0
clk
probe0[0:0]
probe1[0:0]
probe2[9:0]
probe3[15:0]
probe4[0:0]
probe5[0:0]
ILA (Integrated Logic Analyzer)
clk_divider_0
clk_24_576m
rst
RTL
bclk
lrclk
clk_divider_v1_0
proc_sys_reset_0
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
clk_wiz_0
resetn
clk_in1
clk_out1
Clocking Wizard
processing_system7_0
ZYNQ
DDR
FIXED_IO
FCLK_CLK0
FCLK_RESET0_N
ZYNQ7 Processing System
DDR
FIXED_IO
dac_blck_ext
dac_lrclk_ext
dac_mclk_ext