Hexadecimal: Aa-10 Bb-11 Cc-12 Dd-13 Ee-14 Ff-15 4 bits nibble, 8bits Byte, 2 Bytes Word, 4 Bytes - Double Word

Itrace: lists the library calls made by a running process as it is running. strace: list the system calls.

touch: change timestamp / create an empty file.
xvar : block #1 ; a global variable xvar initialized to 1 xvar: block 10; an array xvar of length 10, all values 0 str: block #abcde; apply for a string

store R3 #xvar R0; global variable as base store RO #-1 SP; store for return value in recursion p1.x = 4 differ to  $pp1 \rightarrow x = 4$  in what you load from p1.x load from #p1, p1 -> x load from pp1 negate:flip all bits then plus 1. not: just filp all bits

rotate:most significant bit will turn back to the least bit? status 0xFFF1, IO control 0xFFF2 represents?

**Abstraction**: with multiple levels of detail / description, it helps manage complexity and provides interfaces and standards. **Virtualization**: gives the appearance of a capability or service. This decouples the service from the underlying physical resources.

It helps in terms of simplicity, flexibility and resource sharing. **Endianness:** the order the bytes within a single word are stored within main memory. **Big endianness** – most significant byte first.

**Prototypes:** signatures of functions will be used in code. Static keyword reduces the scope to the file it is within. A FILE is a named collection of related information. A file sys-

tem provides a uniform logical view of related information. Two ways to READ/WRITE files. system calls: open, read, write. ioctl. file streams: fopen, fread, fwrite.

mmap: file can be mapped into memory, done by the 'mmap' function. mmap enables the file's contents to be view and modified in normal memory. **SHARED mmap**: modifications to the memory of the mapped file are written back to the actual file, also other

processes that maps the same file sees the same modifications. **PRIVATE** mmap: process has its own private copy of the file. Modifications are not written back to the file and other processes

do not see any changes. Fixed File Descriptor (int fd): stdin - 0,stdout - 1, stderr - 2 res = read(0,buf,255); res = write(1,"Hello",6);

3 access files methods:sequential/direct/memory mapped access Source  $\rightarrow$  (COMPILE)  $\rightarrow$  assemble code(.s)  $\rightarrow$  (ASSEMBLE)  $\rightarrow$ object  $code(.o) \rightarrow (LINK) \rightarrow executable$ 

malloc returns a pointer to the amount of memory requested. (free) struct may add padding to make certain types are appropriately aligned in memory.

Interrupt, an event alters the normal fetch-decode-execution. When occurred, current program will be suspended. caused by hardware event and software event.

Interrupt handler should be carefully designed such that the state of CPU returns exactly how it was found.

**Interrupt latency**: time between an interrupt occur and code executed to handle it.

**Interrupt storm**: Interrupts occur more frequently than the handler can serve, then requests to handle interrupts will be lost.

Dynamic random access memory (DRAM) only requires a single transistor and capacitor per bit, this enables much higher density memory (compared with SRAM). However, it is considerably slower and more complex to access.

Static random access memory (SRAM) is fast volatile memory that is simple to interface with. SRAM will be found in: CPU caches, buffers for various devices within a computer system.

**ROM** is non-volatile so state is maintained without power. Flash memory is an electronic non-volatile computer storage device that can be electrically erased and reprogrammed.

Registers, L1 cache, L2 cache, DRAM, Flash Drive, Magnetic Disk Drive, Network Backup Server. (capacity increase, speed decrease.) 2 basic approaches for the design of the control unit. Hardwire: these control units basically are finite state machines

that are specially designed to sequence the CPU based on the instruction it is executing. (not particularly flexible and can be difficult to design, however, good performance)

load #xvar RO; load address of xvar to RO (immediate load) Microcode: this approach uses ROM type memory within the load xvar RO; load the value in xvar to RO (absolute load) CPU to act like machine code for sequencing the different action store R3 xvar; value in address R3 to xvar (indirect rest) within the CPU. simpler and more flexible approach.

> CPUs have moved caches onto the CPU die which enables the CPU to be physically closer to the cache. This reduces latency. **Pipeling**: involves in lots of independent stages, IF, ID, E, WB.

> Superscale architectures involve duplicate functional units within the cpu and then start one instruction on the same clock cycle in the pipeline. Enables larger throughput of instructions. Sometimes instructions will require data from memory before they

can execute, this will stall the pipeline. Slow the CPU. Outer of order execution approach loads the next few instructions and starts executing the instruction that has the required data. Multithread: CPUs can maintain the programming context of

multiple threads (so duplication of state and register information), without the duplication of processing units, caches, TLBs, etc, This enables multiple threads to be executed within the one core and hide latency. Multicores: The CPU can be duplicated, share the same memory and L2 Cache.

Binding of instructions and data to memory addresses may occur at: compile time, load time, or execution time. **Linking for libraries: statically linked:** the library is compiled into the final binary executable. **dynamically linked**: just a 'stub' is includes in the binary executable, the library code is obtained as needed during execution.

A context switch changes the process a CPU is executing. A thread is the basic unit of execution within a process. Each thread, lightweight process (LWP, traditional, one thread). consists of a program counter, a register set and a stack space. A group of threads combine together to form a task/ process. They share text, data, opened files, capabilities, etc.

**CPU-cache** stores copies of main memory data. cache (SRAM), memory (DRAM).

Working set is the memory that a program is currently using fully associative cache, direct mapping cache, set associative cache.

Addresses generated by the CPU are called logical addresses. These are the addresses 'seen' by the user's programs. Addresses seen by the main memory are called physical addresses.

Physical memory is divided into fixed-sized blocks called frames. **Logical memory** is div into blocks of the same size called pages.

Logical addresses (produced by the CPU) are divided into two parts: the page number and the offset. Each process has a page table. A user or process would like to view memory as a set of variablesized segments. Each segment has a name and there is no necessary ordering among segments.

Advantages of separating logical & physical addresses: 1.execution-time address binding. 4.simplifies sharing of data. 2. simplifies the swapping of processes in and out of memory. 3.protection / security of data between processes.

**Swapping** is an approach that involves bringing an entire process from disk into main memory so it may be executed. **Demand-paging** is a lazy "swapper" which brings into memory

the pages of the process that are needed. One approach to paging is to only bring pages into memory when they are needed. This is called Pure demand paging.

Advantages of paging: 1. programs can be larger than physical memory 2. abstracts main memory into an extremely large logical storage area 3. increases the degree of multi-programming swap space generally is faster than the file system (as file lookups and indirect allocation methods are not used) page replacement methods: 1. frame-allocation algorithm 2. page-replacement algorithm(FIFO, OPT/MIN, LRU) valid-invalid bit: hardware support

In multiprogramming systems, the running task keeps running until it performs an operation that requires waiting for an external event (e.g. reading from a tape) or until the computer's scheduler forcibly swaps the running task out of the CPU. (multiprogramming is a CPU scheduling strategy.) There are two types of schedulers:

1. non-preemptive - CPU is not 'forcefully' taken from the process. 2. preemptive - CPU may be forcefully taken from the process and switched to another process. Criteria of scheduling algorithms:

1. CPU utilization - percentage of time the CPU is in use.

- 2. Throughput rate at which processes are being completed.
- 3. Turnaround time interval of time from the starting a process to completing the process.
- 4. Wait time amount of time a process spends in the ready queue. 5. Response time - The amount of time it takes a process to start responding. This does not include the time to output the response. Three algorithms for CPU Scheduling:
- 1. First Come First Serve (FCFS)
- 2. Shortest Job First (SJF) provably shortest waiting time
- 3. Round Robin (RR)

Most Ethernet controllers have unique 48bit MAC address. Ethernet's topology started as bus topology. But now LAN would generally use star topology with a switch at the center.

Weakness of bus topology: Only one device may transmit information to the bus at any time. If two units transmit at the same time a collision will occur, both transmission with usually be compromised and will need to be re-transmitted. Particular IP Address:

0.0.0.0 - This host (only source), 127.X.X.X - loopback. 10.X.X.X - private network, 192.168.X.X - private network.

255.255.255.255 - Broadcast on the local network. IPv4 (Internet Protocol) provides 32bit addresses (decimal) for addressing computing devices that span the globe.

TCP (Transmission Control Protocol) provides a way of sending larger amounts of data to particular 'ports' on a host. and resend missing packets and check that packets arrive in the correct order. **UDP** (User Datagram Protocol): unreliable way, without a con-

nection to be setup, not order check but very fast. 1-bit register component diagram

