



❖ 연속된 0 또는 1 입력을 검출기



[그림 11-32] 연속된 0 또는 1 입력을 검출기의 동작


❖ 연속된 0 또는 1 입력을 검출기



[그림 11-33] 연속된 0 또는 1을 검출하는 Mealy 유한상태머신

11.4.2 Mealy FSM 회로


```
코드 11-33 [그림 11-33]의 Mealy FSM 모델링
 module seq_det_mealy (input clk, input rst, input din_bit,
                     output dout_bit);
  reg [2:0] state_reg, next_state;
// 상태 선언
  parameter start = 3'b000;
  parameter rd0_once = 3'b001;
  parameter rd1 once = 3'b010;
  parameter rd0_twice = 3'b011;
  parameter rd1 twice = 3'b100;
// 다음 상태 결정을 위한 always 조합회로 블록
 always @(state_reg or din_bit) begin
  case(state reg)
                     (din_bit == 0) next_State = rd0_once
     start : if
              else if(din_bit == 1) next_state = rd1_once;
                                     next_state = start;
               else
   rd0_once : if(din_bit == 0)
                                     next_state = rd0_twice;
              else if(din_bit == 1) next_state = rd1_once;
              else
                                     next_state = start;
                                     next_state = rd0_twice;
   rd0_twice : if(din_bit == 0)
              else if(din_bit == 1) next_state = rd1_once;
                                     next_state = start;
               else
   rdl_once : if(din_bit == 0)
                                     next_state = rd0_once;
              else if(din_bit == 1) next_state = rd1_twice;
                                     next state = start;
               else
   rd1_twice : if(din_bit == 0)
                                     next_state = rd0_once;
              else if(din_bit == 1) next_state = rd1_twice;
                                     next_state = start;
              else
    default:
                                     next_state = start;
  endcase
```




[그림 11-34] [코드 11-33]의 시뮬레이션 결과



```
reg [$clog2(1_000_000)-1:0] r_counter;
reg r_tick_100hz;
assign o_tick_100hz = r_tick_100hz;
always @(posedge clk, posedge reset) bε
   if (reset) begin ck의 입력과 상관없이 감시
    r counter \zeta = 0:
```



Dutu path control unit Pege-5tn-tun-stop=1 CLK Rest CUL run STOP +144 | counter. Counter. CLK_tick LOOH2 [0000] 70 YUL STOP CLEAR clear Controll Wif the secound btn_debounce mode (SW) -> run



```
always @(*) begin

if (tick == 1'b1) begin // tick count


if (counter_reg == 10_000 - 1) begin

counter_next = 0;

end else begin

counter_next = counter_reg + 1;

end
end
```



```
// next
always @(*) begin

// counter_next = counter_reg;
if (tick == 1'b1) begin // tick count

if (counter_reg == 10_000 - 1) begin

counter_next = 0;
end else begin

counter_next = counter_reg + 1;
end
end
end
```

System ak _ Counter Next= Topy Whit!



