





LED 1 : ON
LED 0 : off

SW Input







```
// next combinational logic
// 다음 상태로 가기위한 로직.
```

```
always @(*) begin
```


```
//next = state; // 초기값
```

```
case (state) // 현재상태.
```

```
TABLE: begin
```

다음은 리 always(*)
초기값 설정.

case default



```
// next combinational logic
// 다음 상태로 가기위한 로직.
```


```
always @(*) begin
```

```
next = state; // 초기값
```

```
case (state) // 현재상태.
```

```
IDLE: begin
```

~~레지스터~~ Latch (레지스터
프로토타입)




Level trigger

F/F (순차회로) 1bit 저장




edge trigger







"CDC"

"Clock Domain Crossing"




syncronizer
Io-trigger






10000² Counter -




11 00:00
 0 0



✓ mode run_stop Clear
 Stopwatch
 Clock
 SWC2 SWC1 SWC0
 (SW) =

① 10000 2) Counter

③ Clock




② Stopwatch

100 ~ 10 msec

- 0 ~ 51 sec
- 0 ~ 59 min
- 0 ~ 23 si

clk_div_10hz

FSM 100Hz
FSM





sec msec
10^2 10^3
SU(3)

Control

Data path

CLK
CLK

→ Display



⇒

FSM

start

run_stop = 1

run

stop

Counter 10000

count = counter
run_stop = 0






counter = 0

- FSM.
- ① state
 - ② next
 - ③ output

정지

X

check







Figure 42. Timer/Counter Timing Diagram, with Prescaler ($f_{clk_I/O}/8$)



H/W .
교재 348 page .

평가기 Test bench 결과