

# **NCT6779D**

## **Nuvoton LPC I/O**

Date: March 29<sup>th</sup>, 2012 Revision 1.0

## Table of Contents

<b>1. GENERAL DESCRIPTION .....</b>	<b>1</b>
<b>2. FEATURES .....</b>	<b>2</b>
<b>3. BLOCK DIAGRAM .....</b>	<b>5</b>
<b>4. PIN LAYOUT .....</b>	<b>6</b>
<b>5. PIN DESCRIPTION .....</b>	<b>7</b>
5.1    LPC INTERFACE .....	8
5.2    MULTI-MODE PARALLEL PORT .....	8
5.3    SERIAL PORT INTERFACE.....	10
5.4    KBC INTERFACE .....	11
5.5    CIR INTERFACE .....	11
5.6    HARDWARE MONITOR INTERFACE .....	11
5.7    INTEL® PECl INTERFACE .....	13
5.8    ADVANCED CONFIGURATION & POWER INTERFACE.....	13
5.9    ADVANCED SLEEP STATE CONTROL CONTROL .....	15
5.10   PORT 80 MESSAGE DISPLAY & LED CONTROL .....	15
5.11   SMBUS INTERFACE .....	15
5.12   POWER PINS .....	16
5.13   AMD POWER-ON SEQUENCE .....	16
5.14   AMD SB-TSI INTERFACE .....	16
5.15   DUAL VOLTAGE CONTROL .....	17
5.16   DSW .....	17
5.17   IR .....	17
5.18   GENERAL PURPOSE I/O PORT .....	17
5.18.1 <i>GPIO-0 Interface</i> .....	17
5.18.2 <i>GPIO-1 Interface</i> .....	18
5.18.3 <i>GPIO-2 Interface</i> .....	19
5.18.4 <i>GPIO-3 Interface</i> .....	20
5.18.5 <i>GPIO-4 Interface</i> .....	20
5.18.6 <i>GPIO-5 Interface</i> .....	21
5.18.7 <i>GPIO-6 Interface</i> .....	22
5.18.8 <i>GPIO-7 Interface</i> .....	23
5.18.9 <i>GPIO-8 Interface</i> .....	23
5.19   STRAPPING PINS .....	24
5.20   INTERNAL PULL-UP, PULL-DOWN PINS .....	25
5.21   STRAPPING MULTI FUNCTION PIN CONTROL .....	26
<b>6. GLUE LOGIC .....</b>	<b>28</b>
6.1    ACPI GLUE LOGIC .....	28
6.2    BKFD_CUT & LATCH_BKFD_CUT .....	31
6.3    3VSB# .....	32
6.4    PSON# BLOCK DIAGRAM .....	33
6.5    PWROK.....	34
6.6    FRONT PANEL LEDs.....	35
6.6.1 <i>Automatic Mode</i> .....	35
6.6.2 <i>Manual Mode</i> .....	36
6.6.3 <i>S0~S5 LED Blink Block Diagram</i> .....	36
6.6.4 <i>LED Pole (LED_POL)</i> .....	37
6.6.5 <i>Deeper Sleeping State Detect Function</i> .....	38
6.7    ADVANCED SLEEP STATE CONTROL (ASSC) FUNCTION .....	40
6.7.1 <i>When ASSC is disabled</i> .....	40
6.7.2 <i>When ASSC is enabled (Enter into Deeper Sleeping State)</i> .....	41
6.7.3 <i>When ASSC is enabled (Exit Deeper Sleeping State)</i> .....	41

6.7.4	<i>SLP_S5#_LATCH Control Function</i> .....	42
6.8	INTEL DSW FUNCTION.....	43
6.8.1	<i>Enter DSW State timing diagram</i> .....	43
6.8.2	<i>Exit DSW State timing diagram</i> .....	44
6.8.3	<i>Application Circuit</i> .....	44
6.9	AMD POWER-ON SEQUENCE .....	45
<b>7.</b>	<b>CONFIGURATION REGISTER ACCESS PROTOCOL.....</b>	<b>47</b>
7.1	CONFIGURATION SEQUENCE.....	49
7.1.1	<i>Enter the Extended Function Mode</i> .....	49
7.1.2	<i>Configure the Configuration Registers</i> .....	49
7.1.3	<i>Exit the Extended Function Mode</i> .....	50
7.1.4	<i>Software Programming Example</i> .....	50
<b>8.</b>	<b>HARDWARE MONITOR .....</b>	<b>51</b>
8.1	GENERAL DESCRIPTION.....	51
8.2	ACCESS INTERFACES .....	51
8.3	LPC INTERFACE .....	51
8.4	I <sup>2</sup> C INTERFACE.....	53
8.5	ANALOG INPUTS .....	54
8.5.1	<i>Voltages Over 2.048 V or Less Than 0 V</i> .....	54
8.5.2	<i>Voltage Data Format</i> .....	55
8.5.3	<i>Temperature Data Format</i> .....	56
8.6	PECI.....	58
8.7	FAN SPEED MEASUREMENT AND CONTROL.....	60
8.7.1	<i>Fan Speed Reading</i> .....	60
8.7.2	<i>Fan Speed Calculation by Fan Count Reading</i> .....	60
8.7.3	<i>Fan Speed Calculation by Fan RPM Reading</i> .....	60
8.7.4	<i>Fan Speed Control</i> .....	60
8.7.5	<i>SMART FAN<sup>TM</sup> Control</i> .....	62
8.7.6	<i>Temperature Source &amp; Reading for Fan Control</i> .....	62
8.8	SMART FAN <sup>TM</sup> I .....	63
8.8.1	<i>Thermal Cruise Mode</i> .....	63
8.8.2	<i>Speed Cruise Mode</i> .....	65
8.9	SMART FAN <sup>TM</sup> IV & CLOSE LOOP FAN CONTROL MODE .....	67
8.9.1	<i>Step Up Time / Step Down Time</i> .....	71
8.9.2	<i>Fan Output Step</i> .....	71
8.9.3	<i>Revolution Pulse Selection</i> .....	72
8.9.4	<i>Weight Value Control</i> .....	72
8.10	ALERT AND INTERRUPT .....	75
8.10.1	<i>SMI# Interrupt Mode</i> .....	75
8.10.2	<i>Voltage SMI# Mode</i> .....	75
8.10.3	<i>Fan SMI# Mode</i> .....	76
8.10.4	<i>Temperature SMI# Mode</i> .....	76
8.10.5	<i>OVT# Interrupt Mode</i> .....	80
8.10.6	<i>Caseopen Detection</i> .....	81
8.11	POWER MEASUREMENT.....	82
<b>9.</b>	<b>HARDWARE MONITOR REGISTER SET .....</b>	<b>83</b>
9.1	ADDRESS PORT (PORT X5H) .....	83
9.2	DATA PORT (PORT X6H).....	83
9.3	SYSFANOUT PWM OUTPUT FREQUENCY CONFIGURATION REGISTER – INDEX 00H (BANK 0) .....	84
9.4	SYSFANOUT OUTPUT VALUE SELECT REGISTER – INDEX 01H (BANK 0).....	85
9.5	CPUFANOUT PWM OUTPUT FREQUENCY CONFIGURATION REGISTER – INDEX 02H (BANK 0) .....	85
9.6	CPUFANOUT OUTPUT VALUE SELECT REGISTER – INDEX 03H (BANK 0) .....	86
9.7	SYSFANOUT CONFIGURATION REGISTER I – INDEX 04H (BANK 0) .....	86

9.8	RESERVED REGISTER – INDEX 05H ~ 0FH (BANK 0) .....	87
9.9	AUXFANOUT0 PWM OUTPUT FREQUENCY CONFIGURATION REGISTER – INDEX 10H (BANK 0).....	87
9.10	AUXFANOUT0 OUTPUT VALUE SELECT REGISTER – INDEX 11H (BANK 0).....	88
9.11	AUXFANOUT1 PWM OUTPUT FREQUENCY CONFIGURATION REGISTER – INDEX 12H (BANK 0).....	88
9.12	AUXFANOUT1 OUTPUT VALUE SELECT REGISTER – INDEX 13H (BANK 0).....	89
9.13	AUXFANOUT2 PWM OUTPUT FREQUENCY CONFIGURATION REGISTER – INDEX 14H (BANK 0).....	89
9.14	AUXFANOUT2 OUTPUT VALUE SELECT REGISTER – INDEX 15H (BANK 0).....	90
9.15	RESERVED REGISTER – INDEX 16-17H (BANK 0) .....	91
9.16	OVT# CONFIGURATION REGISTER – INDEX 18H (BANK 0).....	91
9.17	RESERVED REGISTERS – INDEX 19H ~ 1FH (BANK 0) .....	91
9.18	VALUE RAM — INDEX 27H ~ 3FH (BANK 0) .....	91
9.19	CONFIGURATION REGISTER – INDEX 40H (BANK 0).....	92
9.20	INTERRUPT STATUS REGISTER 1 – INDEX 41H (BANK 0) .....	92
9.21	INTERRUPT STATUS REGISTER 2 – INDEX 42H (BANK 0) .....	93
9.22	SMI# MASK REGISTER 1 – INDEX 43H (BANK 0).....	93
9.23	SMI# MASK REGISTER 2 – INDEX 44H (BANK 0).....	94
9.24	INTERRUPT STATUS REGISTER 4 – INDEX 45H (BANK 0) .....	94
9.25	SMI# MASK REGISTER 3 – INDEX 46H (BANK 0).....	95
9.26	RESERVED REGISTER – INDEX 47H (BANK 0) .....	95
9.27	SERIAL BUS ADDRESS REGISTER – INDEX 48H (BANK 0) .....	95
9.28	RESERVED REGISTER – INDEX 49H ~ 4BH (BANK 0).....	96
9.29	SMI/OVT CONTROL REGISTER1 – INDEX 4CH (BANK 0) .....	96
9.30	FAN IN/OUT CONTROL REGISTER – INDEX 4DH (BANK 0).....	96
9.31	BANK SELECT REGISTER – INDEX 4EH (BANK 0) .....	97
9.32	NUVOTON VENDOR ID REGISTER – INDEX 4FH (BANK 0) .....	98
9.33	FAN IN/OUT CONTROL REGISTER – INDEX 50H (BANK 0).....	98
9.34	NUVOTON VENDOR ID REGISTER – INDEX 4FH (BANK 0) .....	98
9.35	RESERVED REGISTER – INDEX 51H ~ 57H (BANK 0) .....	99
9.36	CHIP ID – INDEX 58H (BANK 0).....	99
9.37	RESERVED REGISTER – INDEX 59H ~ 5CH (BANK 0).....	99
9.38	VBAT MONITOR CONTROL REGISTER – INDEX 5DH (BANK 0).....	99
9.39	CURRENT MODE ENABLE REGISTER – INDEX 5EH (BANK 0).....	100
9.40	RESERVED REGISTER – INDEX 5F (BANK 0) .....	101
9.41	PORT 80 DATA INPUT REGISTER – INDEX 60 (BANK 0) .....	101
9.42	RESERVED REGISTER – INDEX 61F ~ 72F (BANK 0) .....	101
9.43	MONITOR TEMPERATURE 1 REGISTER (INTEGER VALUE)- INDEX 73H (BANK 0) .....	101
9.44	MONITOR TEMPERATURE 1 REGISTER (FRACTIONAL VALUE)- INDEX 74H (BANK 0).....	101
9.45	MONITOR TEMPERATURE 2 REGISTER (INTEGER VALUE)- INDEX 75H (BANK 0) .....	102
9.46	MONITOR TEMPERATURE 2 REGISTER (FRACTIONAL VALUE)- INDEX 76H (BANK 0).....	102
9.47	MONITOR TEMPERATURE 3 REGISTER (INTEGER VALUE)- INDEX 77H (BANK 0) .....	102
9.48	MONITOR TEMPERATURE 3 REGISTER (FRACTIONAL VALUE)- INDEX 78H (BANK 0).....	103
9.49	MONITOR TEMPERATURE 4 REGISTER (INTEGER VALUE)- INDEX 79H (BANK 0) .....	103
9.50	MONITOR TEMPERATURE 4 REGISTER (FRACTIONAL VALUE)- INDEX 7AH (BANK 0).....	103
9.51	MONITOR TEMPERATURE 5 REGISTER (INTEGER VALUE)- INDEX 7BH (BANK 0).....	104
9.52	MONITOR TEMPERATURE 5 REGISTER (FRACTIONAL VALUE)- INDEX 7CH (BANK 0).....	104
9.53	RESERVED REGISTER – INDEX 7DH~ADH (BANK 0) .....	104
9.54	PECI TEMPERATURE READING ENABLE FOR SMIOVT AND SMART FAN CONTROL REGISTER – INDEX AEH (BANK 0).....	104
9.55	BEEP CONTROL REGISTER 1 – INDEX B2H (BANK0) .....	105
9.56	BEEP CONTROL REGISTER 2 – INDEX B3H (BANK0) .....	106
9.57	BEEP CONTROL REGISTER 3 – INDEX B4H (BANK0) .....	106
9.58	BEEP CONTROL REGISTER 4 – INDEX B5H (BANK0) .....	107
9.59	SYSFAN MONITOR TEMPERATURE SOURCE SELECT REGISTER/ STOPDUTY ENABLE REGISTER – INDEX 00H (BANK 1) .....	108
9.60	SYSFAN TARGET TEMPERATURE REGISTER / SYSFANIN TARGET SPEED_L REGISTER – INDEX 01H (BANK 1) .....	109

9.61	SYSFAN MODE REGISTER / SYSFAN TOLERRANCE REGISTER – INDEX 02H (BANK 1) .....	109
9.62	SYSFANOUT STEP UP TIME REGISTER – INDEX 03H (BANK 1).....	109
9.63	SYSFANOUT STEP DOWN TIME REGISTER – INDEX 04H (BANK 1).....	110
9.64	SYSFANOUT STOP VALUE REGISTER – INDEX 05H (BANK 1).....	110
9.65	SYSFANOUT START-UP VALUE REGISTER – INDEX 06H (BANK 1).....	110
9.66	SYSFANOUT STOP TIME REGISTER – INDEX 07H (BANK 1).....	111
9.67	RESERVED REGISTER – INDEX 08H (BANK 1) .....	111
9.68	SYSFANOUT OUTPUT VALUE SELECT REGISTER – INDEX 09H (BANK 1).....	111
9.69	RESERVED REGISTER – INDEX 0AH~0BH (BANK 1) .....	111
9.70	SYSFANIN TOLERANCE_H / TARGET SPEED_H REGISTER – INDEX 0CH (BANK 1).....	112
9.71	RESERVED REGISTER – INDEX 0DH~1FH (BANK 1).....	112
9.72	SMART FAN IV SYSFANOUT STEP REGISTER – INDEX 20H (BANK 1).....	112
9.73	SYSFAN (SMART FAN™ IV) TEMPERATURE 1 REGISTER(T1) – INDEX 21H (BANK 1).....	112
9.74	SYSFAN (SMART FAN™ IV) TEMPERATURE 2 REGISTER(T2) – INDEX 22H (BANK 1).....	112
9.75	SYSFAN (SMART FAN™ IV) TEMPERATURE 3 REGISTER(T3) – INDEX 23H (BANK 1).....	113
9.76	SYSFAN (SMART FAN™ IV) TEMPERATURE 4 REGISTER(T4) – INDEX 24H (BANK 1).....	113
9.77	RESERVED REGISTER – INDEX 25H~26H (BANK 1).....	113
9.78	SYSFAN (SMART FAN™ IV) DC/PWM 1 REGISTER – INDEX 27H (BANK 1).....	113
9.79	SYSFAN (SMART FAN™ IV) DC/PWM 2 REGISTER – INDEX 28H (BANK 1).....	114
9.80	SYSFAN (SMART FAN™ IV) DC/PWM 3 REGISTER – INDEX 29H (BANK 1).....	114
9.81	SYSFAN (SMART FAN™ IV) DC/PWM 4 REGISTER – INDEX 2AH (BANK 1).....	114
9.82	RESERVED REGISTER – INDEX 2BH~30H (BANK 1) .....	114
9.83	SYSFAN 3-WIRE ENABLE REGISTER – INDEX 31H (BANK 1) .....	114
9.84	RESERVED REGISTER – INDEX 32H~34H(BANK 1).....	115
9.85	SYSFAN (SMART FAN™ IV) CRITICAL TEMPERATURE REGISTER – INDEX 35H (BANK 1).....	115
9.86	SYSFAN ENABLE CRITICAL DUTY – INDEX 36H (BANK 1).....	115
9.87	SYSFAN CRITICAL DUTY REGISTER – INDEX 37H (BANK 1).....	115
9.88	SYSFANOUT CRITICAL TEMPERATURE TOLERANCE REGISTER – INDEX 38H (BANK 1) .....	116
9.89	WEIGHT VALUE CONFIGURATION REGISTER – INDEX 39H (BANK 1) .....	116
9.90	SYSFANOUT TEMPERATURE STEP REGISTER – INDEX 3AH (BANK 1).....	117
9.91	SYSFANOUT TEMPERATURE STEP TOLERANCE REGISTER – INDEX 3BH (BANK 1) .....	117
9.92	SYSFANOUT WEIGHT STEP REGISTER – INDEX 3CH (BANK 1) .....	117
9.93	SYSFANOUT TEMPERATURE BASE REGISTER – INDEX 3DH (BANK 1) .....	118
9.94	SYSFANOUT TEMPERATURE FAN DUTY BASE REGISTER – INDEX 3EH (BANK 1) .....	118
9.95	SYSFAN PECIERR DUTY ENABLE REGISTER – INDEX 3FH (BANK 1) .....	118
9.96	RESERVED REGISTER – INDEX 40H (BANK 1) .....	118
9.97	SYSFANOUT PRE-CONFIGURED REGISTER FOR PECI ERROR – INDEX 41H (BANK 1) .....	118
9.98	RESERVED REGISTER – INDEX 42H ~ 4FH (BANK 1) .....	119
9.99	SMIOVT2 TEMPERATURE SOURCE (HIGH BYTE) REGISTER – INDEX 50H (BANK 1) .....	119
9.100	SMIOVT2 TEMPERATURE SOURCE (LOW BYTE) REGISTER – INDEX 51H (BANK 1) .....	119
9.101	SMIOVT2 TEMPERATURE SOURCE CONFIGURATION REGISTER – INDEX 52H (BANK 1) .....	119
9.102	SMIOVT2 TEMPERATURE SOURCE HYSTERESIS (HIGH BYTE) REGISTER – INDEX 53H (BANK 1) ...	120
9.103	SMIOVT2 TEMPERATURE SOURCE HYSTERESIS (LOW BYTE) REGISTER – INDEX 54H (BANK 1)....	120
9.104	SMIOVT2 TEMPERATURE SOURCE OVER-TEMPERATURE (HIGH BYTE) REGISTER – INDEX 55H (BANK1) 120	
9.105	SMIOVT2 TEMPERATURE SOURCE OVER-TEMPERATURE (LOW BYTE) REGISTER – INDEX 56H (BANK 1) 121	
9.106	RESERVED REGISTER – INDEX 57H ~ FFH (BANK 1) .....	121
9.107	CPUFAN MONITOR TEMPERATURE SOURCE SELECT REGISTER/ STOPDUTY ENABLE REGISTER – INDEX 00H (BANK 2) .....	121
9.108	CPUFAN TARGET TEMPERATURE REGISTER / CPUFANIN TARGET SPEED_L REGISTER – INDEX 01H (BANK 2) 122	
9.109	CPUFAN MODE REGISTER / CPUFAN TOLERRANCE REGISTER – INDEX 02H (BANK 2) .....	122
9.110	CPUFANOUT STEP UP TIME REGISTER – INDEX 03H (BANK 2) .....	123
9.111	CPUFANOUT STEP DOWN TIME REGISTER – INDEX 04H (BANK 2) .....	123
9.112	CPUFANOUT STOP VALUE REGISTER – INDEX 05H (BANK 2) .....	123

9.113	CPUFANOUT START-UP VALUE REGISTER – INDEX 06H (BANK 2).....	124
9.114	CPUFANOUT STOP TIME REGISTER – INDEX 07H (BANK 2) .....	124
9.115	RESERVED REGISTER – INDEX 08H (BANK 2) .....	124
9.116	CPUFANOUT OUTPUT VALUE SELECT REGISTER – INDEX 09H (BANK 2) .....	124
9.117	RESERVED REGISTER – INDEX 0AH~0BH (BANK 2) .....	124
9.118	CPUFANIN TOLERANCE_H / TARGET SPEED_H REGISTER – INDEX 0CH (BANK 2) .....	125
9.119	RESERVED REGISTER – INDEX 0DH~1FH (BANK 2).....	125
9.120	SMART FAN IV CPUFANOUT STEP REGISTER – INDEX 20H (BANK 2) .....	125
9.121	CPUFAN (SMART FAN <sup>TM</sup> IV) TEMPERATURE 1 REGISTER(T1) – INDEX 21H (BANK 2).....	125
9.122	CPUFAN (SMART FAN <sup>TM</sup> IV) TEMPERATURE 2 REGISTER(T2) – INDEX 22H (BANK 2).....	125
9.123	CPUFAN (SMART FAN <sup>TM</sup> IV) TEMPERATURE 3 REGISTER(T3) – INDEX 23H (BANK 2).....	126
9.124	CPUFAN (SMART FAN <sup>TM</sup> IV) TEMPERATURE 4 REGISTER(T4) – INDEX 24H (BANK 2).....	126
9.125	RESERVED REGISTER – INDEX 25H~26H (BANK 2).....	126
9.126	CPUFAN (SMART FAN <sup>TM</sup> IV) PWM1 REGISTER – INDEX 27H (BANK 2).....	126
9.127	CPUFAN (SMART FAN <sup>TM</sup> IV) PWM2 REGISTER – INDEX 28H (BANK 2).....	127
9.128	CPUFAN (SMART FAN <sup>TM</sup> IV) PWM3 REGISTER – INDEX 29H (BANK 2).....	127
9.129	CPUFAN (SMART FAN <sup>TM</sup> IV) PWM4 REGISTER – INDEX 2AH (BANK 2).....	127
9.130	RESERVED REGISTER – INDEX 2BH~30H (BANK 2) .....	127
9.131	CPUFAN 3-WIRE FAN ENABLE REGISTER – INDEX 31H (BANK 2) .....	127
9.132	RESERVED REGISTER – INDEX 32H ~ 34H(BANK 2) .....	128
9.133	CPUFAN (SMART FAN <sup>TM</sup> IV) CRITICAL TEMPERATURE REGISTER – INDEX 35H (BANK 2).....	128
9.134	CPUFAN ENABLE CRITICAL DUTY – INDEX 36H (BANK 2) .....	128
9.135	CPUFAN CRITICAL DUTY REGISTER – INDEX 37H (BANK 2) .....	128
9.136	CPUFANOUT CRITICAL TEMPERATURE TOLERANCE REGISTER – INDEX 38H (BANK 2).....	129
9.137	WEIGHT VALUE CONFIGURATION REGISTER – INDEX 39H (BANK 2) .....	129
9.138	CPUFANOUT TEMPERATURE STEP REGISTER – INDEX 3AH (BANK 2) .....	130
9.139	CPUFANOUT TEMPERATURE STEP TOLERANCE REGISTER – INDEX 3BH (BANK 2).....	130
9.140	CPUFANOUT WEIGHT STEP REGISTER – INDEX 3CH (BANK 2) .....	130
9.141	CPUFANOUT TEMPERATURE BASE REGISTER – INDEX 3DH (BANK 2).....	131
9.142	CPUFANOUT TEMPERATURE FAN DUTY BASE REGISTER – INDEX 3EH (BANK 2) .....	131
9.143	CPUFAN PECIERR DUTY ENABLE REGISTER – INDEX 3FH (BANK 2).....	131
9.144	RESERVED REGISTER – INDEX 40H (BANK 2) .....	131
9.145	CPUFANOUT PRE-CONFIGURED REGISTER FOR PECI ERROR – INDEX 41H (BANK 2) .....	131
9.146	RESERVED REGISTER – INDEX 42H ~ FFH (BANK 1).....	132
9.147	AUXFAN0 MONITOR TEMPERATURE SOURCE SELECT REGISTER/ STOPDUTY ENABLE REGISTER – INDEX 00H (BANK 3) .....	132
9.148	AUXFAN0 TARGET TEMPERATURE REGISTER / AUXFANIN0 TARGET SPEED_L REGISTER – INDEX 01H (BANK 3) .....	133
9.149	AUXFAN0 MODE REGISTER / AUXFAN0 TOLERRANCE REGISTER – INDEX 02H (BANK 3) ....	133
9.150	AUXFANOUT0 STEP UP TIME REGISTER – INDEX 03H (BANK 3) .....	134
9.151	AUXFANOUT0 STEP DOWN TIME REGISTER – INDEX 04H (BANK 3).....	134
9.152	AUXFANOUT0 STOP VALUE REGISTER – INDEX 05H (BANK 3) .....	134
9.153	AUXFANOUT0 START-UP VALUE REGISTER – INDEX 06H (BANK 3).....	134
9.154	AUXFANOUT0 STOP TIME REGISTER – INDEX 07H (BANK 3) .....	135
9.155	RESERVED REGISTER – INDEX 08H (BANK 3) .....	135
9.156	AUXFANOUT0 OUTPUT VALUE SELECT REGISTER – INDEX 09H (BANK 3).....	135
9.157	AUXFANIN0 TOLERANCE_H / TARGET SPEED_H REGISTER – INDEX 0CH (BANK 3) .....	135
9.158	RESERVED REGISTER – INDEX 0DH (BANK 3) .....	136
9.159	SMART FAN IV AUXFANOUT0 STEP REGISTER – INDEX 20H (BANK 3) .....	136
9.160	AUXFAN0 (SMART FAN <sup>TM</sup> IV) TEMPERATURE 1 REGISTER(T1) – INDEX 21H (BANK 3).....	136
9.161	AUXFAN0 (SMART FAN <sup>TM</sup> IV) TEMPERATURE 2 REGISTER(T2) – INDEX 22H (BANK 3).....	136
9.162	AUXFAN0 (SMART FAN <sup>TM</sup> IV) TEMPERATURE 3 REGISTER(T3) – INDEX 23H (BANK 3).....	137
9.163	AUXFAN0 (SMART FAN <sup>TM</sup> IV) TEMPERATURE 4 REGISTER(T4) – INDEX 24H (BANK 3).....	137
9.164	RESERVED REGISTER – INDEX 25H~26H (BANK 3).....	137
9.165	AUXFAN0 (SMART FAN <sup>TM</sup> IV) PWM 1 REGISTER – INDEX 27H (BANK 3).....	137
9.166	AUXFAN0 (SMART FAN <sup>TM</sup> IV) PWM 2 REGISTER – INDEX 28H (BANK 3).....	137

9.167	AUXFAN0 (SMART FAN™ IV) PWM 3 REGISTER – INDEX 29H (BANK 3).....	138
9.168	AUXFAN0 (SMART FAN™ IV) PWM 4 REGISTER – INDEX 2AH (BANK 3).....	138
9.169	RESERVED REGISTER – INDEX INDEX 2BH~30H (BANK 3) .....	138
9.170	AUXFAN0 3-WIRE ENABLE REGISTER – INDEX 31H (BANK 3).....	138
9.171	RESERVED REGISTER – INDEX 32H~34H(BANK 3).....	139
9.172	AUXFAN0 (SMART FAN™ IV) CRITICAL TEMPERATURE REGISTER – INDEX 35H (BANK 3).....	139
9.173	AUXFAN0 ENABLE CRITICAL DUTY – INDEX 36H (BANK 3) .....	139
9.174	AUXFAN0 CRITICAL DUTY REGISTER – INDEX 37H (BANK 3).....	139
9.175	AUXFANOUT0 CRITICAL TEMPERATURE TOLERANCE REGISTER – INDEX 38H (BANK 3) .....	139
9.176	WEIGHT VALUE CONFIGURATION REGISTER – INDEX 39H (BANK 3).....	140
9.177	AUXFANOUT0 TEMPERATURE STEP REGISTER – INDEX 3AH (BANK 3).....	141
9.178	AUXFANOUT0 TEMPERATURE STEP TOLERANCE REGISTER – INDEX 3BH (BANK 3).....	141
9.179	AUXFANOUT0 WEIGHT STEP REGISTER – INDEX 3CH (BANK 3) .....	141
9.180	AUXFANOUT0 TEMPERATURE BASE REGISTER – INDEX 3DH (BANK 3).....	141
9.181	AUXFANOUT0 TEMPERATURE FAN DUTY BASE REGISTER – INDEX 3EH (BANK 3) .....	142
9.182	AUXFAN0 PECIERR DUTY ENABLE REGISTER – INDEX 3FH (BANK 3).....	142
9.183	RESERVED REGISTER – INDEX 40H (BANK 3) .....	142
9.184	AUXFANOUT0 PRE-CONFIGURED REGISTER FOR PECI ERROR – INDEX 41H (BANK 3).....	142
9.185	RESERVED REGISTER – INDEX 42H ~ FFH (BANK 3).....	143
9.186	PCH_CHIP_CPU_MAX_TEMP REGISTER – INDEX 00H (BANK 4).....	143
9.187	PCH_CHIP_TEMP REGISTER – INDEX 01H (BANK 4).....	143
9.188	PCH_CPU_TEMP_H REGISTER – INDEX 02H (BANK 4).....	143
9.189	PCH_CPU_TEMP_L REGISTER – INDEX 03H (BANK 4) .....	143
9.190	PCH_MCH_TEMP REGISTER – INDEX 04H (BANK 4).....	144
9.191	PCH_DIM0_TEMP REGISTER – INDEX 05H (BANK 4) .....	144
9.192	PCH_DIM1_TEMP REGISTER – INDEX 06H (BANK 4) .....	144
9.193	PCH_DIM2_TEMP REGISTER – INDEX 07H (BANK 4) .....	145
9.194	PCH_DIM3_TEMP REGISTER – INDEX 08H (BANK 4) .....	145
9.195	PCH_TSI0_TEMP_H REGISTER – INDEX 09H (BANK 4) .....	145
9.196	PCH_TSI0_TEMP_L REGISTER – INDEX 0AH (BANK 4) .....	145
9.197	PCH_TSI1_TEMP_H REGISTER – INDEX 0BH (BANK 4) .....	146
9.198	PCH_TSI1_TEMP_L REGISTER – INDEX 0CH (BANK 4) .....	146
9.199	PCH_TSI2_TEMP_H REGISTER – INDEX 0DH (BANK 4) .....	146
9.200	PCH_TSI2_TEMP_L REGISTER – INDEX 0EH (BANK 4) .....	146
9.201	PCH_TSI3_TEMP_H REGISTER – INDEX 0FH (BANK 4) .....	147
9.202	PCH_TSI3_TEMP_L REGISTER – INDEX 10H (BANK 4).....	147
9.203	PCH_TSI4_TEMP_H REGISTER – INDEX 11H (BANK 4) .....	147
9.204	PCH_TSI4_TEMP_L REGISTER – INDEX 12H (BANK 4) .....	147
9.205	PCH_TSI5_TEMP_H REGISTER – INDEX 13H (BANK 4) .....	148
9.206	PCH_TSI5_TEMP_L REGISTER – INDEX 14H (BANK 4) .....	148
9.207	PCH_TSI6_TEMP_H REGISTER – INDEX 15H (BANK 4) .....	148
9.208	PCH_TSI6_TEMP_L REGISTER – INDEX 16H (BANK 4) .....	149
9.209	PCH_TSI7_TEMP_H REGISTER – INDEX 17H (BANK 4) .....	149
9.210	PCH_TSI7_TEMP_L REGISTER – INDEX 18H (BANK 4) .....	149
9.211	BYTETEMP_H REGISTER – INDEX 19H (BANK 4) .....	149
9.212	BYTETEMP_L REGISTER – INDEX 1AH (BANK 4) .....	150
9.213	RESERVED REGISTER – INDEX 1BH ~ 22H (BANK 4) .....	150
9.214	VIN1 HIGH LIMIT COMPARED VOLTAGE REGISTER – INDEX 23H (BANK 4) .....	150
9.215	VIN1 LOW LIMIT COMPARED VOLTAGE REGISTER – INDEX 24H (BANK 4) .....	150
9.216	VIN0 HIGH LIMIT COMPARED VOLTAGE REGISTER – INDEX 25H (BANK 4) .....	150
9.217	VIN0 LOW LIMIT COMPARED VOLTAGE REGISTER – INDEX 26H (BANK 4) .....	151
9.218	AVCC HIGH LIMIT COMPARED VOLTAGE REGISTER – INDEX 27H (BANK 4) .....	151
9.219	AVCC LOW LIMIT COMPARED VOLTAGE REGISTER – INDEX 28H (BANK 4) .....	151
9.220	RESERVED REGISTER – INDEX 29H ~ 41H (BANK 4) .....	152
9.221	VOLTAGE COMPARATION INTERRUPT STATUS REGISTER - INDEX 42H (BANK 4) .....	152
9.222	RESERVED REGISTER – INDEX 43H ~ 49H (BANK 4) .....	152

9.223	AUXTIN1 TEMPERATURE SENSOR OFFSET REGISTER – INDEX 4AH (BANK 4) .....	152
9.224	AUXTIN2 TEMPERATURE SENSOR OFFSET REGISTER – INDEX 4BH (BANK 4).....	152
9.225	AUXTIN3 TEMPERATURE SENSOR OFFSET REGISTER – INDEX 4CH (BANK 4).....	153
9.226	RESERVED REGISTER – INDEX 4Eh ~ 4Fh (BANK 4).....	153
9.227	INTERRUPT STATUS REGISTER 3 – INDEX 50H (BANK 4) .....	153
9.228	SMI# MASK REGISTER 4 – INDEX 51H (BANK 4).....	153
9.229	RESERVED REGISTER – INDEX 52H ~ 53H (BANK 4) .....	154
9.230	SYSTIN TEMPERATURE SENSOR OFFSET REGISTER – INDEX 54H (BANK 4).....	154
9.231	CPUTIN TEMPERATURE SENSOR OFFSET REGISTER – INDEX 55H (BANK 4) .....	154
9.232	AUXTINO TEMPERATURE SENSOR OFFSET REGISTER – INDEX 56H (BANK 4) .....	154
9.233	RESERVED REGISTER – INDEX 57H-58H (BANK 4).....	155
9.234	REAL TIME HARDWARE STATUS REGISTER I – INDEX 59H (BANK 4) .....	155
9.235	REAL TIME HARDWARE STATUS REGISTER II – INDEX 5AH (BANK 4) .....	156
9.236	REAL TIME HARDWARE STATUS REGISTER III – INDEX 5BH (BANK 4) .....	156
9.237	RESERVED REGISTER – INDEX 5Ch ~ 5Fh (BANK 4) .....	157
9.238	Is<8:1> CURRENT REGISTER – INDEX 60H (BANK 4) .....	157
9.239	Is<0> CURRENT REGISTER – INDEX 61H (BANK 4) .....	157
9.240	POWER <9:2> REGISTER – INDEX 62H (BANK 4) .....	158
9.241	POWER<1:0> REGISTER – INDEX 63H (BANK 4).....	158
9.242	VIN REGISTER – INDEX 64H (BANK 4) .....	158
9.243	RREG SETTING REGISTER – INDEX 65H (BANK 4).....	159
9.244	REG_RATIO_K AND POWER_VOLTAGE_ENABLE REGISTER – INDEX 66H (BANK 4).....	159
9.245	POWER_V REGISTER – INDEX 67H (BANK 4) .....	159
9.246	RESERVED REGISTER – INDEX 68H ~ 7Fh (BANK 4) .....	159
9.247	VALUE RAM — INDEX 80H ~ 96H (BANK 4).....	159
9.248	(SYSFANIN) FANIN1 COUNT HIGH-BYTE REGISTER – INDEX B0H (BANK 4) .....	160
9.249	(SYSFANIN) FANIN1 COUNT LOW-BYTE REGISTER – INDEX B1H (BANK 4) .....	160
9.250	(CPUFANIN) FANIN2 COUNT HIGH-BYTE REGISTER – INDEX B2H (BANK 4) .....	161
9.251	(CPUFANIN) FANIN2 COUNT LOW-BYTE REGISTER – INDEX B3H (BANK 4) .....	161
9.252	(AUXFANIN0) FANIN3 COUNT HIGH-BYTE REGISTER – INDEX B4H (BANK 4) .....	161
9.253	(AUXFANIN0) FANIN3 COUNT LOW-BYTE REGISTER – INDEX B5H (BANK 4) .....	161
9.254	(AUXFANIN1) FANIN4 COUNT HIGH-BYTE REGISTER – INDEX B6H (BANK 4) .....	162
9.255	(AUXFANIN1) FANIN4 COUNT LOW-BYTE REGISTER – INDEX B7H (BANK 4) .....	162
9.256	(AUXFANIN2) FANIN5 COUNT HIGH-BYTE REGISTER – INDEX B8H (BANK 4) .....	162
9.257	(AUXFANIN2) FANIN5 COUNT LOW-BYTE REGISTER – INDEX B9H (BANK 4) .....	163
9.258	RESERVED REGISTER – INDEX BAH ~ BFH (BANK 4) .....	163
9.259	SYSFANIN SPEED HIGH-BYTE VALUE (RPM) - INDEX C0H (BANK 4) .....	163
9.260	SYSFANIN SPEED LOW-BYTE VALUE (RPM) - INDEX C1H (BANK 4) .....	163
9.261	CPUFANIN SPEED HIGH-BYTE VALUE (RPM) – INDEX C2H (BANK 4) .....	163
9.262	CPUFANIN SPEED LOW-BYTE VALUE (RPM) – INDEX C3H (BANK 4) .....	164
9.263	AUXFANIN0 SPEED HIGH-BYTE VALUE (RPM) – INDEX C4H (BANK 4) .....	164
9.264	AUXFANIN0 SPEED LOW-BYTE VALUE (RPM) – INDEX C5H (BANK 4) .....	164
9.265	AUXFANIN1 SPEED HIGH-BYTE VALUE (RPM) – INDEX C6H (BANK 4) .....	164
9.266	AUXFANIN1 SPEED LOW-BYTE VALUE (RPM) – INDEX C7H (BANK 4) .....	165
9.267	AUXFANIN2 SPEED HIGH-BYTE VALUE (RPM) – INDEX C8H (BANK 4) .....	165
9.268	AUXFANIN2 SPEED LOW-BYTE VALUE (RPM) – INDEX C9H (BANK 4) .....	165
9.269	RESERVED REGISTER – INDEX 00H ~ 53H (BANK 5) .....	165
9.270	VALUE RAM 2 — INDEX 50H-5Fh (BANK 5) .....	166
9.271	SMI# MASK REGISTER 1 – INDEX 66H (BANK 5).....	166
9.272	INTERRUPT STATUS REGISTER – INDEX 67H (BANK 5) .....	166
9.273	REAL TIME HARDWARE STATUS REGISTER – INDEX 68H (BANK 5).....	167
9.274	RESERVED REGISTER – INDEX 69H ~ FFH (BANK 5).....	168
9.275	CLOSE-LOOP FAN CONTROL RPM MODE REGISTER – INDEX 00 (BANK 6).....	168
9.276	SYSFAN RPM MODE TOLERANCE REGISTER – INDEX 01 (BANK 6) .....	168
9.277	CPUFAN RPM MODE TOLERANCE REGISTER – INDEX 02 (BANK 6).....	169
9.278	AUXFAN0 RPM MODE TOLERANCE REGISTER – INDEX 03 (BANK 6) .....	169

9.279	AUXFAN1 RPM MODE TOLERANCE REGISTER – INDEX 04 (BANK 6).....	169
9.280	AUXFAN2 RPM MODE TOLERANCE REGISTER – INDEX 05 (BANK 6).....	169
9.281	ENABLE RPM HIGH MODE REGISTER – INDEX 00 (BANK 6) .....	170
9.282	SMIOVT1 TEMPERATURE SOURCE SELECT REGISTER – INDEX 21 (BANK 6) .....	171
9.283	SMIOVT2 TEMPERATURE SOURCE SELECT REGISTER – INDEX 22 (BANK 6) .....	171
9.284	RESERVED REGISTER – INDEX 23~39H (BANK 6) .....	172
9.285	(SYSFANIN) FAN COUNT LIMIT HIGH-BYTE REGISTER – INDEX 3AH (BANK 6) .....	172
9.286	(SYSFANIN) FAN COUNT LIMIT LOW-BYTE REGISTER – INDEX 3BH (BANK 6) .....	173
9.287	(CPUFANIN) FAN COUNT LIMIT HIGH-BYTE REGISTER – INDEX 3CH (BANK 6) .....	173
9.288	(CPUFANIN) FAN COUNT LIMIT LOW-BYTE REGISTER – INDEX 3DH (BANK 6).....	173
9.289	(AUXFANIN0) FAN COUNT LIMIT HIGH-BYTE REGISTER – INDEX 3EH (BANK 6).....	173
9.290	(AUXFANIN0) FAN COUNT LIMIT LOW-BYTE REGISTER – INDEX 3FH (BANK 6).....	174
9.291	(AUXFANIN1) FAN COUNT LIMIT HIGH-BYTE REGISTER – INDEX 40H (BANK 6) .....	174
9.292	(AUXFANIN1) FAN COUNT LIMIT LOW-BYTE REGISTER – INDEX 41H (BANK 6) .....	174
9.293	(AUXFANIN2) FAN COUNT LIMIT HIGH-BYTE REGISTER – INDEX 42H (BANK 6) .....	175
9.294	(AUXFANIN2) FAN COUNT LIMIT LOW-BYTE REGISTER – INDEX 43H (BANK 6).....	175
9.295	SYSFANIN REVOLUTION PULSES SELECTION REGISTER – INDEX 44H (BANK 6).....	175
9.296	CPUFANIN REVOLUTION PULSES SELECTION REGISTER – INDEX 45H (BANK 6) .....	175
9.297	AUXFANIN0 REVOLUTION PULSES SELECTION REGISTER – INDEX 46H (BANK 6) .....	176
9.298	AUXFANIN1 REVOLUTION PULSES SELECTION REGISTER – INDEX 47H (BANK 6) .....	176
9.299	AUXFANIN2 REVOLUTION PULSES SELECTION REGISTER – INDEX 48H (BANK 6) .....	177
9.300	RESERVED REGISTER – INDEX 49~FFH (BANK 6).....	177
9.301	PECI FUNCTION CONTROL REGISTERS – INDEX 01 ~ 04H (BANK 7).....	177
9.302	PECI ENABLE FUNCTION REGISTER – INDEX 01H (BANK 7).....	177
9.303	PECI TIMING CONFIG REGISTER – INDEX 02H (BANK 7).....	177
9.304	PECI AGENT CONFIG REGISTER – INDEX 03H (BANK 7) .....	178
9.305	PECI TEMPERATURE CONFIG REGISTER – INDEX 04H (BANK 7) .....	178
9.306	PECI COMMAND WRITE DATE REGISTERS – INDEX 05 ~ 1EH (BANK 7) .....	179
9.307	PECI COMMAND ADDRESS REGISTER – INDEX 05H (BANK 7).....	179
9.308	PECI COMMAND WRITE LENGTH REGISTER – INDEX 06H (BANK 7) .....	179
9.309	PECI COMMAND READ LENGTH REGISTER – INDEX 07H (BANK 7) .....	180
9.310	PECI COMMAND CODE REGISTER – INDEX 08H (BANK 7) .....	180
9.311	PECI COMMAND TBASE0 REGISTER – INDEX 09H (BANK 7) .....	180
9.312	PECI COMMAND TBASE1 REGISTER – INDEX 0AH (BANK 7) .....	180
9.313	PECI COMMAND WRITE DATA 1 REGISTER – INDEX 0BH (BANK 7) .....	181
9.314	PECI COMMAND WRITE DATA 2 REGISTER – INDEX 0CH (BANK 7) .....	181
9.315	PECI COMMAND WRITE DATA 3 REGISTER – INDEX 0DH (BANK 7) .....	181
9.316	PECI COMMAND WRITE DATA 4 REGISTER – INDEX 0EH (BANK 7) .....	181
9.317	PECI COMMAND WRITE DATA 5 REGISTER – INDEX 0FH (BANK 7) .....	182
9.318	PECI COMMAND WRITE DATA 6 REGISTER – INDEX 10H (BANK 7) .....	182
9.319	PECI COMMAND WRITE DATA 7 REGISTER – INDEX 11H (BANK 7) .....	182
9.320	PECI COMMAND WRITE DATA 8 REGISTER – INDEX 12H (BANK 7) .....	183
9.321	PECI COMMAND WRITE DATA 9 REGISTER – INDEX 13H (BANK 7) .....	183
9.322	PECI COMMAND WRITE DATA 10 REGISTER – INDEX 14H (BANK 7) .....	183
9.323	PECI COMMAND WRITE DATA 11 REGISTER – INDEX 15H (BANK 7) .....	183
9.324	PECI COMMAND WRITE DATA 12 REGISTER – INDEX 16H (BANK 7) .....	184
9.325	PECI AGENT RELATIVE TEMPERATURE REGISTER (ARTR) – INDEX 17H~1EH (BANK 7) .....	184
9.326	PECI COMMAND READ DATE REGISTERS – INDEX 1F ~ 32H (BANK 7) .....	185
9.327	PECI ALIVE AGENT REGISTER – INDEX 1FH (BANK 7) .....	185
9.328	PECI TEMPERATURE READING REGISTER (INTEGER) – INDEX 20H (BANK 7) .....	186
9.329	PECI TEMPERATURE READING REGISTER (FRACTION) – INDEX 21H (BANK 7) .....	186
9.330	PECI COMMAND TN COUNT VALUE REGISTER – INDEX 22H (BANK 7) .....	187
9.331	PECI COMMAND TN COUNT VALUE REGISTER – INDEX 23H (BANK 7) .....	187
9.332	PECI COMMAND WARNING FLAG REGISTER – INDEX 24H (BANK 7) .....	187
9.333	PECI COMMAND FCS DATA REGISTER – INDEX 25H (BANK 7) .....	187
9.334	PECI COMMAND WFCS DATA REGISTER – INDEX 26H (BANK 7).....	188

9.335	PECI RFCS DATA REGISTER – INDEX 27H (BANK 7).....	188
9.336	PECI AWFCS DATA REGISTER – INDEX 28H (BANK 7).....	188
9.337	PECI CRC OUT WFCS DATA REGISTER – INDEX 29H (BANK 7).....	189
9.338	PECI COMMAND READ DATA 1 REGISTER – INDEX 2AH (BANK 7).....	189
9.339	PECI COMMAND READ DATA 2 REGISTER – INDEX 2BH (BANK 7).....	189
9.340	PECI COMMAND READ DATA 3 REGISTER – INDEX 2CH (BANK 7).....	190
9.341	PECI COMMAND READ DATA 4 REGISTER – INDEX 2DH (BANK 7).....	190
9.342	PECI COMMAND READ DATA 5 REGISTER – INDEX 2EH (BANK 7).....	190
9.343	PECI COMMAND READ DATA 6 REGISTER – INDEX 2FH (BANK 7).....	190
9.344	PECI COMMAND READ DATA 7 REGISTER – INDEX 30H (BANK 7) .....	191
9.345	PECI COMMAND READ DATA 8 REGISTER – INDEX 31H (BANK 7) .....	191
9.346	PECI COMMAND READ DATA 9 REGISTER – INDEX 32H (BANK 7) .....	191
9.347	AUXFAN1 MONITOR TEMPERATURE SOURCE SELECT REGISTER/ STOPDUTY ENABLE REGISTER – INDEX 00H (BANK 8) .....	194
9.348	AUXFAN1 TARGET TEMPERATURE REGISTER / AUXFANIN1 TARGET SPEED_L REGISTER – INDEX 01H (BANK 8).....	195
9.349	AUXFAN1 MODE REGISTER / AUXFAN1 TOLERANCE REGISTER – INDEX 02H (BANK 8) ....	195
9.350	AUXFANOUT1 STEP UP TIME REGISTER – INDEX 03H (BANK 8) .....	195
9.351	AUXFANOUT1 STEP DOWN TIME REGISTER – INDEX 04H (BANK 8).....	196
9.352	AUXFANOUT1 STOP VALUE REGISTER – INDEX 05H (BANK 8) .....	196
9.353	AUXFANOUT1 START-UP VALUE REGISTER – INDEX 06H (BANK 8).....	196
9.354	AUXFANOUT1 STOP TIME REGISTER – INDEX 07H (BANK 8) .....	197
9.355	RESERVED REGISTER – INDEX 08H (BANK 8) .....	197
9.356	AUXFANOUT1 OUTPUT VALUE SELECT REGISTER – INDEX 09H (BANK 8).....	197
9.357	AUXFANIN1 TOLERANCE_H / TARGET SPEED_H REGISTER – INDEX 0CH (BANK 8) .....	197
9.358	RESERVED REGISTER – INDEX 0DH (BANK 8) .....	198
9.359	SMART FAN IV AUXFANOUT1 STEP REGISTER – INDEX 20H (BANK 8) .....	198
9.360	AUXFAN1 (SMART FAN™ IV) TEMPERATURE 1 REGISTER(T1) – INDEX 21H (BANK 8).....	198
9.361	AUXFAN1 (SMART FAN™ IV) TEMPERATURE 2 REGISTER(T2) – INDEX 22H (BANK 8).....	198
9.362	AUXFAN1 (SMART FAN™ IV) TEMPERATURE 3 REGISTER(T3) – INDEX 23H (BANK 8).....	198
9.363	AUXFAN1 (SMART FAN™ IV) TEMPERATURE 4 REGISTER(T4) – INDEX 24H (BANK 8).....	199
9.364	RESERVED REGISTER – INDEX 25H~26H (BANK 8).....	199
9.365	AUXFAN1 (SMART FAN™ IV) PWM 1 REGISTER – INDEX 27H (BANK 8).....	199
9.366	AUXFAN1 (SMART FAN™ IV) PWM 2 REGISTER – INDEX 28H (BANK 8).....	199
9.367	AUXFAN1 (SMART FAN™ IV) PWM 3 REGISTER – INDEX 29H (BANK 8).....	200
9.368	AUXFAN1 (SMART FAN™ IV) PWM 4 REGISTER – INDEX 2AH (BANK 8) .....	200
9.369	RESERVED REGISTER – INDEX INDEX 2BH~30H (BANK 8) .....	200
9.370	AUXFAN1 3-WIRE ENABLE REGISTER – INDEX 31H (BANK 8).....	200
9.371	RESERVED REGISTER – INDEX 32H~34H(BANK 8).....	200
9.372	AUXFAN1 (SMART FAN™ IV) CRITICAL TEMPERATURE REGISTER – INDEX 35H (BANK 8).....	200
9.373	AUXFAN1 ENABLE CRITICAL DUTY – INDEX 36H (BANK 8) .....	201
9.374	AUXFAN1 CRITICAL DUTY REGISTER – INDEX 37H (BANK 8).....	201
9.375	AUXFANOUT1 CRITICAL TEMPERATURE TOLERANCE REGISTER – INDEX 38H (BANK 8) .....	201
9.376	WEIGHT VALUE CONFIGURATION REGISTER – INDEX 39H (BANK 8) .....	202
9.377	AUXFANOUT1 TEMPERATURE STEP REGISTER – INDEX 3AH (BANK 8).....	203
9.378	AUXFANOUT1 TEMPERATURE STEP TOLERANCE REGISTER – INDEX 3BH (BANK 8).....	203
9.379	AUXFANOUT1 WEIGHT STEP REGISTER – INDEX 3CH (BANK 8) .....	203
9.380	AUXFANOUT1 TEMPERATURE BASE REGISTER – INDEX 3DH (BANK 8) .....	203
9.381	AUXFANOUT1 TEMPERATURE FAN DUTY BASE REGISTER – INDEX 3EH (BANK 8) .....	204
9.382	AUXFAN1 PECIERR DUTY ENABLE REGISTER – INDEX 3FH (BANK 8).....	204
9.383	RESERVED REGISTER – INDEX 40H (BANK 8) .....	204
9.384	AUXFANOUT1 PRE-CONFIGURED REGISTER FOR PECI ERROR – INDEX 41H (BANK 8).....	204
9.385	RESERVED REGISTER – INDEX 42H ~ FFH (BANK 8).....	204
9.386	AUXFAN2 MONITOR TEMPERATURE SOURCE SELECT REGISTER/ STOPDUTY ENABLE REGISTER – INDEX 00H (BANK 9) .....	205

9.387	AUXFAN2 TARGET TEMPERATURE REGISTER / AUXFANIN2 TARGET SPEED_L REGISTER – INDEX 01H (BANK 9) .....	206
9.388	AUXFAN2 MODE REGISTER / AUXFAN2 TOLERANCE REGISTER – INDEX 02H (BANK 9) ....	206
9.389	AUXFANOUT2 STEP UP TIME REGISTER – INDEX 03H (BANK 9) .....	206
9.390	AUXFANOUT2 STEP DOWN TIME REGISTER – INDEX 04H (BANK 9).....	207
9.391	AUXFANOUT2 STOP VALUE REGISTER – INDEX 05H (BANK 9) .....	207
9.392	AUXFANOUT2 START-UP VALUE REGISTER – INDEX 06H (BANK 9).....	207
9.393	AUXFANOUT2 STOP TIME REGISTER – INDEX 07H (BANK 9) .....	207
9.394	RESERVED REGISTER – INDEX 08H (BANK 9) .....	208
9.395	AUXFANOUT2 OUTPUT VALUE SELECT REGISTER – INDEX 09H (BANK 9).....	208
9.396	AUXFANIN2 TOLERANCE_H / TARGET SPEED_H REGISTER – INDEX 0CH (BANK 9) .....	208
9.397	RESERVED REGISTER – INDEX 0DH (BANK 9) .....	208
9.398	SMART FAN IV AUXFANOUT2 STEP REGISTER – INDEX 20H (BANK 9) .....	208
9.399	AUXFAN2 (SMART FAN™ IV) TEMPERATURE 1 REGISTER(T1) – INDEX 21H (BANK 9).....	209
9.400	AUXFAN2 (SMART FAN™ IV) TEMPERATURE 2 REGISTER(T2) – INDEX 22H (BANK 9).....	209
9.401	AUXFAN2 (SMART FAN™ IV) TEMPERATURE 3 REGISTER(T3) – INDEX 23H (BANK 9).....	209
9.402	AUXFAN2 (SMART FAN™ IV) TEMPERATURE 4 REGISTER(T4) – INDEX 24H (BANK 9).....	210
9.403	RESERVED REGISTER – INDEX 25H~26H (BANK 9).....	210
9.404	AUXFAN2 (SMART FAN™ IV) PWM 1 REGISTER – INDEX 27H (BANK 9).....	210
9.405	AUXFAN2 (SMART FAN™ IV) PWM 2 REGISTER – INDEX 28H (BANK 9).....	210
9.406	AUXFAN2 (SMART FAN™ IV) PWM 3 REGISTER – INDEX 29H (BANK 9).....	210
9.407	AUXFAN2 (SMART FAN™ IV) PWM 4 REGISTER – INDEX 2AH (BANK 9).....	211
9.408	RESERVED REGISTER – INDEX INDEX 2BH~30H (BANK 9) .....	211
9.409	AUXFAN2 3-WIRE ENABLE REGISTER – INDEX 31H (BANK 9).....	211
9.410	RESERVED REGISTER – INDEX 32H~34H(BANK 9).....	211
9.411	AUXFAN2 (SMART FAN™ IV) CRITICAL TEMPERATURE REGISTER – INDEX 35H (BANK 9).....	211
9.412	AUXFAN2 ENABLE CRITICAL DUTY – INDEX 36H (BANK 9) .....	212
9.413	AUXFAN2 CRITICAL DUTY REGISTER – INDEX 37H (BANK 9).....	212
9.414	AUXFANOUT2 CRITICAL TEMPERATURE TOLERANCE REGISTER – INDEX 38H (BANK 9) .....	212
9.415	WEIGHT VALUE CONFIGURATION REGISTER – INDEX 39H (BANK 9) .....	212
9.416	AUXFANOUT2 TEMPERATURE STEP REGISTER – INDEX 3AH (BANK 9).....	213
9.417	AUXFANOUT2 TEMPERATURE STEP TOLERANCE REGISTER – INDEX 3BH (BANK 9).....	214
9.418	AUXFANOUT2 WEIGHT STEP REGISTER – INDEX 3CH (BANK 9) .....	214
9.419	AUXFANOUT2 TEMPERATURE BASE REGISTER – INDEX 3DH (BANK 9).....	214
9.420	AUXFANOUT2 TEMPERATURE FAN DUTY BASE REGISTER – INDEX 3EH (BANK 9) .....	214
9.421	AUXFAN2 PECIERR DUTY ENABLE REGISTER – INDEX 3Fh (BANK 9).....	215
9.422	RESERVED REGISTER – INDEX 40H (BANK 9) .....	215
9.423	AUXFANOUT2 PRE-CONFIGURED REGISTER FOR PECL ERROR – INDEX 41H (BANK 9).....	215
9.424	RESERVED REGISTER – INDEX 42H ~ FFH (BANK 9).....	215
<b>10.</b>	<b>UART PORT .....</b>	<b>216</b>
10.1	UART CONTROL REGISTER (UCR) (READ/WRITE) .....	216
10.2	UART STATUS REGISTER (USR) (READ/WRITE) .....	218
10.3	HANDSHAKE CONTROL REGISTER (HCR) (READ/WRITE).....	218
10.4	HANDSHAKE STATUS REGISTER (HSR) (READ/WRITE) .....	219
10.5	UART FIFO CONTROL REGISTER (UFR) (WRITE ONLY) .....	220
10.6	INTERRUPT STATUS REGISTER (ISR) (READ ONLY) .....	220
10.7	INTERRUPT CONTROL REGISTER (ICR) (READ/WRITE) .....	221
10.8	PROGRAMMABLE BAUD GENERATOR (BLL/BHL) (READ/WRITE) .....	222
10.9	USER-DEFINED REGISTER (UDR) (READ/WRITE).....	222
10.10	UART RS485 AUTO FLOW CONTROL .....	223
<b>11.</b>	<b>PARALLEL PORT .....</b>	<b>224</b>
11.1	PRINTER INTERFACE LOGIC .....	224
11.2	ENHANCED PARALLEL PORT (EPP) .....	225
11.2.1	<i>Data Port (Data Swapper)</i> .....	225

11.2.2	<i>Printer Status Buffer</i> .....	225
11.2.3	<i>Printer Control Latch and Printer Control Swapper</i> .....	226
11.2.4	<i>EPP Address Port</i> .....	226
11.2.5	<i>EPP Data Port 0-3</i> .....	227
11.2.6	<i>EPP Pin Descriptions</i> .....	227
11.2.7	<i>EPP Operation</i> .....	227
11.2.8	<i>EPP Version 1.9 Operation</i> .....	228
11.2.9	<i>EPP Version 1.7 Operation</i> .....	228
11.3	<b>EXTENDED CAPABILITIES PARALLEL (ECP) PORT</b> .....	228
11.3.1	<i>ECP Register and Bit Map</i> .....	229
11.3.2	<i>Data and <i>ecpAFifo</i> Port</i> .....	229
11.3.3	<i>Device Status Register (DSR)</i> .....	230
11.3.4	<i>Device Control Register (DCR)</i> .....	230
11.3.5	<i>CFIFO (Parallel Port Data FIFO) Mode = 010</i> .....	231
11.3.6	<i>ECPDFIFO (ECP Data FIFO) Mode = 011</i> .....	231
11.3.7	<i>TFIFO (Test FIFO Mode) Mode = 110</i> .....	231
11.3.8	<i>CNFGA (Configuration Register A) Mode = 111</i> .....	231
11.3.9	<i>CNFGB (Configuration Register B) Mode = 111</i> .....	231
11.3.10	<i>ECR (Extended Control Register) Mode = all</i> .....	232
11.3.11	<i>ECP Pin Descriptions</i> .....	233
11.3.12	<i>ECP Operation</i> .....	234
11.3.13	<i>FIFO Operation</i> .....	234
11.3.14	<i>DMA Transfers</i> .....	235
11.3.15	<i>Programmed I/O (NON-DMA) Mode</i> .....	235
<b>12.</b>	<b>KEYBOARD CONTROLLER</b> .....	<b>236</b>
12.1	<i>OUTPUT BUFFER</i> .....	236
12.2	<i>INPUT BUFFER</i> .....	236
12.3	<i>STATUS REGISTER</i> .....	237
12.4	<i>COMMANDS</i> .....	238
12.5	<b>HARDWARE GATEA20/KEYBOARD RESET CONTROL LOGIC</b> .....	240
12.5.1	<i>KB Control Register (Logic Device 5, CR-F0)</i> .....	240
12.5.2	<i>Port 92 Control Register (Default Value = 0x24)</i> .....	241
<b>13.</b>	<b>CONSUMER INFRARED REMOTE (CIR)</b> .....	<b>242</b>
13.1	<b>CIR REGISTER TABLE</b> .....	242
13.1.1	<i>IR Configuration Register – Base Address + 0</i> .....	242
13.1.2	<i>IR Status Register – Base Address + 1</i> .....	243
13.1.3	<i>IR Interrupt Configuration Register – Base Address + 2</i> .....	243
13.1.4	<i>RX FIFO Count– Base Address + 5</i> .....	244
13.1.5	<i>IR TX Carrier Prescalar Configuration Register (CP) – Base Address + 4</i> .....	244
13.1.6	<i>IR TX Carrier Period Configuration Register (CC) – Base Address + 5</i> .....	245
13.1.7	<i>IR RX Sample Limited Count High Byte Register (RCLCH) – Base Address + 6</i> .....	245
13.1.8	<i>IR RX Sample Limited Count Low Byte Register (RCLCL) – Base Address + 7</i> .....	245
13.1.9	<i>IR FIFO Configuration Register (FIFOCON) – Base Address + 8</i> .....	245
13.1.10	<i>IR Sample RX FIFO Status Register – Base Address + 9</i> .....	246
13.1.11	<i>IR Sample RX FIFO Register – Base Address + A</i> .....	247
13.1.12	<i>TX FIFO Count– Base Address + 5</i> .....	247
13.1.13	<i>IR Sample TX FIFO Register – Base Address + C</i> .....	247
13.1.14	<i>IR Carrier Count High Byte Register – Base Address + D</i> .....	248
13.1.15	<i>IR Carrier Count Low Byte Register – Base Address + E</i> .....	248
13.1.16	<i>IR FSM Status Register (IRFSM) – Base Address + F</i> .....	248
13.1.17	<i>IR Minimum Length Register – Base Address + F</i> .....	249
<b>14.</b>	<b>CONSUMER INFRARED REMOTE (CIR) WAKE-UP</b> .....	<b>250</b>
14.1	<i>CIR WAKE-UP REGISTER TABLE</i> .....	250

14.1.1	<i>IR Configuration Register – Base Address + 0.....</i>	250
14.1.2	<i>IR Status Register – Base Address + 1 .....</i>	251
14.1.3	<i>IR Interrupt Configuration Register – Base Address + 2 .....</i>	251
14.1.4	<i>IR TX Configuration Register – Base Address + 3 .....</i>	252
14.1.5	<i>IR FIFO Compare Tolerance Configuration Register – Base Address + 4.....</i>	252
14.1.6	<i>RX FIFO Count– Base Address + 5.....</i>	252
14.1.7	<i>IR RX Sample Limited Count High Byte Register (RCLCH) – Base Address + 6 .....</i>	253
14.1.8	<i>IR RX Sample Limited Count Low Byte Register (RCLCL) – Base Address + 7 .....</i>	253
14.1.9	<i>IR FIFO Configuration Register (FIFOCON) – Base Address + 8.....</i>	253
14.1.10	<i>IR Sample RX FIFO Status Register – Base Address + 9.....</i>	254
14.1.11	<i>IR Sample RX FIFO Register – Base Address + A .....</i>	254
14.1.12	<i>Write FIFO – Base Address + B.....</i>	254
14.1.13	<i>Read FIFO Only – Base Address + C .....</i>	255
14.1.14	<i>Read FIFO Index – Base Address + D .....</i>	255
14.1.15	<i>Reserved – Base Address + E .....</i>	255
14.1.16	<i>IR FSM Status Register (IRFSM) – Base Address + F .....</i>	256
14.1.17	<i>IR Minimum Length Register – Base Address + F.....</i>	256
<b>15.</b>	<b>POWER MANAGEMENT EVENT .....</b>	<b>257</b>
15.1	<i>POWER CONTROL LOGIC .....</i>	257
15.1.1	<i>PSON# Logic .....</i>	258
15.1.2	<i>AC Power Failure Resume.....</i>	258
15.2	<i>WAKE UP THE SYSTEM BY KEYBOARD AND MOUSE .....</i>	260
15.2.1	<i>Waken up by Keyboard events .....</i>	260
15.2.2	<i>Waken up by Mouse events .....</i>	260
15.3	<i>RESUME RESET LOGIC.....</i>	261
<b>16.</b>	<b>SERIALIZED IRQ.....</b>	<b>262</b>
16.1	<i>START FRAME .....</i>	262
16.2	<i>IRQ/DATA FRAME.....</i>	263
16.3	<i>STOP FRAME.....</i>	263
<b>17.</b>	<b>WATCHDOG TIMER.....</b>	<b>265</b>
<b>18.</b>	<b>GENERAL PURPOSE I/O .....</b>	<b>266</b>
18.1	<i>GPIO ARCHITECTURE.....</i>	266
18.2	<i>ACCESS CHANNELS .....</i>	272
<b>19.</b>	<b>SMBUS MASTER INTERFACE.....</b>	<b>273</b>
19.1	<i>GENERAL DESCRIPTION.....</i>	273
19.2	<i>INTRODUCTION TO THE SMBUS MASTER .....</i>	273
19.2.1	<i>Data Transfer Format.....</i>	273
19.2.2	<i>Arbitration .....</i>	273
19.2.3	<i>Clock Synchronization .....</i>	274
19.3	<i>SB-TSI.....</i>	275
19.3.1	<i>SB-TSI Address .....</i>	275
19.4	<i>PCH .....</i>	275
19.4.1	<i>Command Summary.....</i>	275
19.5	<i>SMBUS MASTER .....</i>	276
19.5.1	<i>Block Diagram.....</i>	276
19.5.2	<i>Programming Flow.....</i>	277
19.5.3	<i>TSI Routine .....</i>	278
19.5.4	<i>PCH Routine .....</i>	278
19.5.5	<i>BYTE Ruttine .....</i>	279
19.5.6	<i>Manual Mode interface.....</i>	279
19.6	<i>REGISTER TYPE ABBREVIATIONS .....</i>	280
19.6.1	<i>Enter the Extended Function Mode .....</i>	280

19.6.2	<i>Configure the Configuration Registers</i>	281
19.7	SMBUS MASTER REGISTER SET	281
19.7.1	<i>SMBus Register Map</i>	281
19.7.2	<i>SMBus Data (SMDATA) – Bank 0</i>	281
19.7.3	<i>SMBus Write Data Size (SMWRSIZE) – Bank 0</i>	282
19.7.4	<i>SMBus Command (SMCMD) – Bank 0</i>	282
19.7.5	<i>SMBus INDEX (SMIDX) – Bank 0</i>	283
19.7.6	<i>SMBus Control (SMCTL) – Bank 0</i>	283
19.7.7	<i>SMBus Address (SMADDR) – Bank 0</i>	284
19.7.8	<i>SCL FREQ (SCLFREQ) – Bank 0</i>	284
19.7.9	<i>PCH Address (PCHADDR) – Bank 0</i>	285
19.7.10	<i>SMBus Error Status (Error_status) – Bank 0</i>	285
19.7.11	<i>PCH Command (PCHCMD) – Bank 0</i>	286
19.7.12	<i>TSI Agent Enable Register (TSI_AGENT) – Bank</i>	286
19.7.13	<i>SMBus Control 3 Register (SMCTL3) – Bank 0</i>	287
19.7.14	<i>SMBus Control 2 Register (SMCTL2) – Bank 0</i>	287
19.7.15	<i>BYTE ADDRESS (BYTE ADDR) – Bank 0</i>	288
19.7.16	<i>BYTE INDEX_H (BYTE_IDX_H) – Bank 0</i>	288
19.7.17	<i>BYTE INDEX_L (BYTE_IDX_L) – Bank 0</i>	289
<b>20.</b>	<b>PORt80 TO UART</b>	<b>290</b>
<b>21.</b>	<b>CONFIGURATION REGISTER</b>	<b>291</b>
21.1	CHIP (GLOBAL) CONTROL REGISTER	291
21.2	LOGICAL DEVICE 1 (PARALLEL PORT)	308
21.3	LOGICAL DEVICE 2 (UART A)	310
21.4	LOGICAL DEVICE 3 (UART B, IR)	312
21.5	LOGICAL DEVICE 5 (KEYBOARD CONTROLLER)	315
21.6	LOGICAL DEVICE 6 (CIR)	317
21.7	LOGICAL DEVICE 7 (GPIO6, GPIO7, GPIO8)	319
21.8	LOGICAL DEVICE 8 (WDT1, GPIO0, GPIO1)	325
21.9	LOGICAL DEVICE 9 (GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7, GPIO8)	331
21.10	LOGICAL DEVICE A (ACPI)	339
21.11	LOGICAL DEVICE B (HARDWARE MONITOR, FRONT PANEL LED)	349
21.12	LOGICAL DEVICE D (WDT1)	356
21.13	LOGICAL DEVICE E (CIR WAKE-UP)	357
21.14	LOGICAL DEVICE F (GPIO PUSH-PULL OR OPEN-DRAIN SELECTION)	358
21.15	LOGICAL DEVICE 14 (PORt80 UART)	361
21.16	LOGICAL DEVICE 16 (DEEP SLEEP)	363
<b>22.</b>	<b>SPECIFICATIONS</b>	<b>365</b>
22.1	ABSOLUTE MAXIMUM RATINGS	365
22.2	DC CHARACTERISTICS	365
<b>23.</b>	<b>AC CHARACTERISTICS</b>	<b>368</b>
23.1	POWER ON / OFF TIMING	368
23.2	AC POWER FAILURE RESUME TIMING	369
23.3	CLOCK INPUT TIMING	372
23.4	PECI TIMING	373
23.5	SMBUS TIMING	374
23.6	UART/PARALLEL PORT	375
23.7	MODEM CONTROL TIMING	376
23.8	PARALLEL PORT MODE PARAMETERS	376
23.8.1	<i>Parallel Port Timing</i>	377
23.8.2	<i>EPP Data or Address Read Cycle Timing Parameters</i>	378
23.8.3	<i>EPP Data or Address Read Cycle (EPP Version 1.9)</i>	379
23.8.4	<i>EPP Data or Address Read Cycle (EPP Version 1.7)</i>	379

23.8.5	<i>EPP Data or Address Write Cycle Timing Parameters</i> .....	381
23.8.6	<i>EPP Data or Address Write Cycle (EPP Version 1.9)</i> .....	382
23.8.7	<i>EPP Data or Address Write Cycle (EPP Version 1.7)</i> .....	382
23.8.8	<i>Parallel Port FIFO Timing Parameters</i> .....	383
23.8.9	<i>Parallel FIFO Timing</i> .....	384
23.8.10	<i>ECP Parallel Port Forward Timing Parameters</i> .....	384
23.8.11	<i>ECP Parallel Port Forward Timing</i> .....	385
23.8.12	<i>ECP Parallel Port Reverse Timing Parameters</i> .....	385
23.8.13	<i>ECP Parallel Port Reverse Timing</i> .....	386
23.8.14	<i>KBC Timing Parameters</i> .....	386
23.8.15	<i>Writing Cycle Timing</i> .....	387
23.8.16	<i>Read Cycle Timing</i> .....	388
23.8.17	<i>Send Data to K/B</i> .....	388
23.8.18	<i>Receive Data from K/B</i> .....	388
23.8.19	<i>Input Clock</i> .....	389
23.8.20	<i>Send Data to Mouse</i> .....	389
23.8.21	<i>Receive Data from Mouse</i> .....	389
23.9	<b>GPIO TIMING PARAMETERS</b> .....	390
23.9.1	<i>GPIO Write Timing</i> .....	390
<b>24.</b>	<b>TOP MARKING SPECIFICATIONS</b> .....	<b>391</b>
<b>25.</b>	<b>ORDERING INFORMATION</b> .....	<b>392</b>
<b>26.</b>	<b>PACKAGE SPECIFICATION</b> .....	<b>393</b>
<b>27.</b>	<b>REVISION HISTORY</b> .....	<b>394</b>

## LIST OF FIGURES

Figure 3-1 NCT6779D Block Diagram .....	5
Figure 4-1 NCT6779D Pin Layout.....	6
Figure 6-1 RSMRST# and DPWROK# .....	28
Figure 6-2 PWROK .....	29
Figure 6-3 RESETCONI# and PWROK .....	29
Figure 6-4 RSTOUTX# and LRESET#.....	29
Figure 6-5 BKFD_CUT and LATCH_BKFD_CUT .....	31
Figure 6-6 3VSBSW# .....	32
Figure 6-7 PSON# Block Diagram .....	33
Figure 6-8 PWROK Block Diagram.....	34
Figure 6-9 Illustration of Dual Color LED application .....	35
Figure 6-10 Illustration of LED polarity.....	37
Figure 6-11 ASSC Application Diagram.....	40
Figure 7-1 Structure of the Configuration Register .....	47
Figure 7-2 Configuration Register .....	49
Figure 8-1 LPC Bus' Reads from / Write to Internal Registers .....	52
Figure 8-2 Serial Bus Write to Internal Address Register Followed by the Data Byte .....	53
Figure 8-3 Serial Bus Read from Internal Address Register.....	53
Figure 8-4 Analog Inputs and Application Circuit of the NCT6779D.....	54
Figure 8-5 Monitoring Temperature from Thermistor .....	56
Figure 8-6 Monitoring Temperature from Thermal Diode (Voltage Mode).....	57
Figure 8-7 Monitoring Temperature from Thermal Diode (Current Mode).....	57
Figure 8-8 PECI Temperature .....	58
Figure 8-9 Temperature and Fan Speed Relation after Tbase Offsets .....	59
Figure 8-10 SMART FAN™ Function Block Diagram .....	63
Figure 8-11 Thermal Cruise™ Mode Parameters Figure .....	64
Figure 8-12 Mechanism of Thermal Cruise™ Mode (PWN Duty Cycle).....	64
Figure 8-13 Mechanism of Thermal Cruise™ Mode (DC Output Voltage) .....	65
Figure 8-14 Mechanism of Fan Speed Cruise™ Mode .....	65
Figure 8-15 SMART FAN™ IV & Close Loop Fan Control Mechanism .....	68
Figure 8-16 Fan Control Duty Mode Programming Flow .....	70
Figure 8-17 Close-Loop Fan Control RPM mode Programming Flow .....	71
Figure 8-18 CPUFAN SMART FAN™ IV Table Parameters Figure .....	72
Figure 8-19 Fanout Step Relation of CPUFANOUT .....	72
Figure 8-20 SYS TEMP and Weight Value Relations .....	73
Figure 8-21 Fan Control Weighting Duty Mode Programming Flow .....	74
Figure 8-22 SMI Mode of Voltage and Fan Inputs .....	75
Figure 8-23 Shut-down Interrupt Mode .....	76
Figure 8-24 SMI Mode of SYSTIN I .....	77
Figure 8-25 SMI Mode of SYSTIN II .....	77
Figure 8-26 Shut-down Interrupt Mode .....	78
Figure 8-27 SMI Mode of CPUTIN .....	79

Figure 8-28 OVT# Modes of Temperature Inputs .....	80
Figure 8-29 Caseopen Mechanism .....	81
Figure 8-30 Power measurement architecture.....	82
Figure 12-1 Keyboard and Mouse Interface.....	236
Figure 15-1 Power Control Mechanism.....	257
Figure 15-2 Power Sequence from S5 to S0, then Back to S5.....	258
Figure 15-3 The previous state is “on” .....	259
Figure 15-4 The previous state is “off” .....	259
Figure 15-5 Mechanism of Resume Reset Logic.....	261
Figure 16-1 Start Frame Timing with Source Sampled A Low Pulse on IRQ1 .....	262
Figure 16-2 Stop Frame Timing with Host Using 17 SERIRQ Sampling Period.....	264
Figure 19-1 Data Transfer Format .....	273
Figure 19-2 SMBus Arbitration .....	274
Figure 19-3 Clock synchronization .....	274
Figure 19-4 SMBus Master Block Diagram.....	276
Figure 19-5 Programming Flow.....	277
Figure 19-6 TSI Routine .....	278
Figure 19-7 PCH Routine .....	278
Figure 19-8 PCH Routine .....	279
Figure 19-9 Manual Mode Programming Flow.....	280
Figure 20-1 PORT80 to UART Block Diagram.....	290

## LIST OF TABLES

Table 6-1 Pin Description .....	28
Table 7-1 Devices of I/O Base Address .....	48
Table 8-1 Temperature Data Format .....	56
Table 8-2 Relative Registers – at Thermal CruiseTM Mode.....	66
Table 8-3 Relative Registers – at Speed CruiseTM Mode.....	66
Table 8-4 Relative Register-at SMART FAN™ IV Control Mode .....	68
Table 8-5 Relative Register-at Weight Value Control .....	73
Table 8-6 Relative Register of SMI functions.....	79
Table 8-7 Relative Register of OVT functions.....	80
Table 10-1 Register Summary for UART .....	217
Table 11-1 Pin Descriptions for SPP, EPP, and ECP Modes .....	224
Table 11-2 EPP Register Addresses .....	225
Table 11-3 Address and Bit Map for SPP and EPP Modes .....	225
Table 11-4 ECP Mode Description.....	228
Table 11-5 ECP Register Addresses .....	229
Table 11-6 Bit Map of the ECP Registers .....	229
Table 12-1 Bit Map of Status Register .....	237
Table 12-2 KBC Command Sets .....	238
Table 13-1 CIR Register Table .....	242
Table 15-1 Bit Map of Logical Device A, CR[E4h], Bits[6:5] .....	259
Table 15-2 Definitions of Mouse Wake-Up Events .....	261
Table 15-3 Timing and Voltage Parameters of RSMRST# .....	261
Table 16-1 SERIRQ Sampling Periods .....	263
Table 18-1 Relative Control Registers of GPIO 41, 46, 31 and 32 that Support Wake-Up Function .....	266
Table 18-2 GPIO Group Programming Table .....	266
Table 18-3 GPIO Register Addresses.....	272
Table 19-1 SB-TSI Address Encoding .....	275
Table 19-2 PCH Command Summary .....	275
Table 19-3 SMBus Master Bank 0 Registers.....	281

## 1. GENERAL DESCRIPTION

The NCT6779D is a member of Nuvoton's Super I/O product line. The NCT6779D monitors several critical parameters in PC hardware, including power supply voltages, fan speeds, and temperatures. In terms of temperature monitoring, the NCT6779D adopts the Current Mode (dual current source) and thermistor sensor approach. The NCT6779D also supports the Smart Fan control system, including "SMART FAN™ I and SMART FAN™ IV, which makes the system more stable and user-friendly.

The NCT6779D provides two high-speed serial communication port (UART), which includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem-control capability, and a processor interrupt system. The UART supports legacy speeds up to 115.2K bps as well as even higher baud rates of 230K, 460K, or 921K bps to support higher speed modems.

The NCT6779D supports the PC-compatible printer port (SPP), the bi-directional printer port (BPP), the enhanced parallel port (EPP) and the extended capabilities port (ECP). The NCT6779D supports keyboard and mouse interface which is 8042-based keyboard controller.

The NCT6779D provides flexible I/O control functions through a set of general purpose I/O (GPIO) ports. These GPIO ports may serve as simple I/O ports or may be individually configured to provide alternative functions.

The NCT6779D supports the Intel® PECI (Platform Environment Control Interface) and AMD® SB-TSI interface. The NCT6779D supports AMD® CPU power on sequence, and it also supports Intel® Deep Sleep Well glue logic to help customers to reduce the external circuits needed while using Deep Sleep Well function.

The NCT6779D supports to decode port 80 diagnostic messages on the LPC bus. This could help on system power on debugging. It also supports two-color LED control to indicate system power states. The NCT6779D supports Consumer IR function for remote control purpose. It also supports Advanced Power Saving function to further reduce the power consumption while the system is at S5 state.

The configuration registers inside the NCT6779D support mode selection, function enable and disable, and power-down selection. Furthermore, the configurable PnP features are compatible with the plug-and-play feature in Windows, making the allocation of the system resources more efficient than ever.

## 2. FEATURES

### General

- Meet LPC Specification 1.1
- Support AMD power on sequence
- Support LDRQ# (LPC DMA), SERIRQ (Serialized IRQ)
- Integrated hardware monitor functions
- Support DPM (Device Power Management), ACPI (Advanced Configuration and Power Interface)
- Programmable configuration settings
- Single 24-MHz or 48-MHz clock input
- Support selective pins of 5 V tolerance

### UART

Two high-speed, 16550-compatible UART with 16-byte send / receive FIFO

Support RS485

- Supports auto flow control

Fully programmable serial-interface characteristics:

- 5, 6, 7 or 8-bit characters
- Even, odd or no parity bit generation / detection
- 1, 1.5 or 2 stop-bit generation

Internal diagnostic capabilities:

- Loop-back controls for communications link fault isolation
- Break, parity, overrun, framing error simulation

Programmable baud rate generator allows division of clock source by any value from 1 to ( $2^{16}$  -1)

Maximum baud rate for clock source 14.769 MHz is up to 921K bps. The baud rate at 24 MHz is 1.5 M bps.

### Parallel Port

Compatible with IBM® parallel port

Support PS/2-compatible bi-directional parallel port

Support Enhanced Parallel Port (EPP) – Compatible with IEEE 1284 specification

Support Extended Capabilities Port (ECP) – Compatible with IEEE 1284 specification

Enhanced printer port back-drive current protection

### Keyboard Controller

8042-based keyboard controller

Asynchronous access to two data registers and one status register

Software-compatible with 8042

Support PS/2 mouse

Support Port 92

Support both interrupt and polling modes

Fast Gate A20 and Hardware Keyboard Reset

12MHz operating frequency

## Hardware Monitor Functions

Smart Fan control system  
Programmable threshold temperature to speed fan fully while current temperature exceeds this threshold in the Thermal Cruise™ mode  
Support Current Mode (dual current source) temperature sensing method  
Fourteen voltage inputs (CPUVCORE, VIN0~8, 3VCC, AVCC, 3VSB and VBAT)  
Five fan-speed monitoring inputs  
Five fan-speed controls  
Dual mode for fan control (PWM and DC) for SYSFANOUT  
Built-in case-open and CPU socket occupied detection circuit  
Programmable hysteresis and setting points for all monitored items  
Issue SMI#, OVT# (Over-temperature) to activate system protection  
Nuvoton Health Manager support  
Provide I<sup>2</sup>C master / slave interface to read / write registers

## CIR and IR (Infrared)

- Support IrDA version 1.0 SIR protocol with maximum baud rate up to 115.2K bps
- Support SHARP ASK-IR protocol with maximum baud rate up to 57,600 bps
- Support Consumer IR, including CIRTX, CIRRX, CIRRXWB

## General Purpose I/O Ports

GPIO0 ~ GPIO8 programmable general purpose I/O ports  
Two access channels, indirect (via 2E/2F or 4E/4F) and direct (Base Address) access.

## ACPI Configuration

Support Glue Logic functions  
Support general purpose Watch Dog Timer functions

## OnNow Functions

Keyboard Wake-Up by programmable keys  
Mouse Wake-Up by programmable buttons  
OnNow Wake-Up from all of the ACPI sleeping states (S1-S5)

## PECI Interface

Support PECI 1.1, 2.0 and 3.0 specification  
Support 2 CPU addresses and 2 domains per CPU address

## AMD SB-TSI Interface

Support AMD® SB-TSI specification

**SMBus Interface**

- Support SMBus Slave interface to report Hardware Monitor device data
- Support SMBus Master interface to get thermal data from PCH
- Support SMBus Master interface to get thermal data from MXM module

**Power Measurement**

- Support Power Consumption measurement
- Fading LED driver control for power status and diagnostic indications

**Intel Deep Sleep Well (DSW) Glue Logic**

- Support Deep Sleep Well (DSW) Glue Logic

**AMD® CPU Power on Sequence**

- Support AMD® CPU power on sequence

**Advanced Power Saving**

- Advanced Sleep State Control to save motherboard Stand-by power consumption

**Operation voltage**

- 3.3 voltage

**Package**

- 128-pin LQFP
- Green

### 3. BLOCK DIAGRAM




Figure 3-1 NCT6779D Block Diagram

#### 4. PIN LAYOUT




Figure 4-1 NCT6779D Pin Layout

## 5. PIN DESCRIPTION

**Note:** Please refer to 22.2 DC CHARACTERISTICS for details.

AOUT	- Analog output pin
AIN	- Analog input pin
IN <sub>tp3</sub>	- 3.3V TTL-level input pin
IN <sub>tsp3</sub>	- 3.3V TTL-level, Schmitt-trigger input pin
IN <sub>gp5</sub>	- 5V GTL-level input pin
IN <sub>tp5</sub>	- 5V TTL-level input pin
IN <sub>tcup5</sub>	- 5V TTL-level, input buffer with controllable pull-up
IN <sub>tscup5</sub>	- 5V TTL-level, Schmitt-trigger, input buffer with controllable pull-up
IN <sub>tsp5</sub>	- 5V TTL-level, Schmitt-trigger input pin
IN <sub>tdp5</sub>	- 5V TTL-level input pin with internal pull-down resistor
O <sub>8</sub>	- output pin with 8-mA source-sink capability
OD <sub>8</sub>	- open-drain output pin with 8-mA sink capability
O <sub>12</sub>	- output pin with 12-mA source-sink capability
OD <sub>12</sub>	- open-drain output pin with 12-mA sink capability
O <sub>24</sub>	- output pin with 24-mA source-sink capability
OD <sub>24</sub>	- open-drain output pin with 24-mA sink capability
O <sub>48</sub>	- output pin with 48-mA source-sink capability
OD <sub>48</sub>	- open-drain output pin with 48-mA sink capability
I/O <sub>v3</sub>	- Bi-direction pin with source capability of 6 mA and sink capability of 1 mA
I/O <sub>v4</sub>	- Bi-direction pin with source capability of 6 mA
O <sub>12cu</sub>	- output pin 12-mA source-sink capability with controllable pull-up
OD <sub>12cu</sub>	- open-drain 12-mA sink capability output pin with controllable pull-up

## 5.1 LPC Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
15	IOCLK	I	IN <sub>tp5</sub>	VCC	System clock input, either 24MHz or 48MHz. The actual frequency must be specified by 24M_48M_SEL strapping.
65	PME#	O	OD <sub>12</sub>	VSB	Generated PME event.
17	PCICLK	I	IN <sub>tp5</sub>	VCC	PCI-clock 33-MHz input.
18	LDRQ#	O	O <sub>12</sub>	VCC	Encoded DMA Request signal.
19	SERIRQ	I/O	IN <sub>tp3</sub> O <sub>12</sub> OD <sub>12</sub>	VCC	Serialized IRQ input / output.
20-23	LAD[3:0]	I/O	IN <sub>tp3</sub> OD <sub>12</sub>	VCC	These signal lines communicate address, control, and data information over the LPC bus between a host and a peripheral.
25	LFRAME#	I	IN <sub>tp3</sub>	VCC	Indicates the start of a new cycle or the termination of a broken cycle.
26	LRESET#	I	IN <sub>tsp3</sub>	VCC	Reset signal. It can be connected to the PCIRST# signal on the host.

## 5.2 Multi-Mode Parallel Port

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
38	SLCT	I	IN <sub>tsp5</sub>	VSB	PRINTER MODE: An active-high input on this pin indicates that the printer is selected. See the description of the parallel port for the definition of this pin in ECP and EPP modes.
39	PE	I	IN <sub>tsp5</sub>	VSB	PRINTER MODE: An active-high input on this pin indicates that the printer has detected the end of the paper. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
40	BUSY	I	IN <sub>tsp5</sub>	VSB	PRINTER MODE: An active-high input indicates that the printer is not ready to receive data. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
41	ACK#	I	IN <sub>tsp5</sub>	VSB	PRINTER MODE: ACK# An active-low input on this pin indicates that the printer has received data and is ready to accept more data. See the descriptions of the parallel port for the definition of this pin in ECP and EPP modes.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
53	ERR#	I	IN <sub>tsp5</sub>	VSB	PRINTER MODE: ERR# An active-low input on this pin indicates that the printer has encountered an error condition. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
51	SLIN#	O	O <sub>12</sub>	VSB	PRINTER MODE: SLIN# Output line for detection of printer selection. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
52	INIT#	O	O <sub>12</sub>	VSB	PRINTER MODE: INIT# Output line for the printer initialization. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
54	AFD#	O	O <sub>12</sub>	VSB	PRINTER MODE: AFD# An active-low output from this pin causes the printer to auto feed a line after a line is printed. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
55	STB#	O	O <sub>12</sub>	VSB	PRINTER MODE: STB# An active-low output is used to latch the parallel data into the printer. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
50	PD0	I/O	IN <sub>tsp5</sub> O <sub>12</sub>	VSB	PRINTER MODE: PD0 Parallel port data bus bit 0. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
49	PD1	I/O	IN <sub>tsp5</sub> O <sub>12</sub>	VSB	PRINTER MODE: PD1 Parallel port data bus bit 1. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
48	PD2	I/O	IN <sub>tsp5</sub> O <sub>12</sub>	VSB	PRINTER MODE: PD2 Parallel port data bus bit 2. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
47	PD3	I/O	IN <sub>tsp5</sub> O <sub>12</sub>	VSB	PRINTER MODE: PD3 Parallel port data bus bit 3. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
45	PD4	I/O	IN <sub>tsp5</sub> O <sub>12</sub>	VSB	PRINTER MODE: PD4 Parallel port data bus bit 4. See the description of the parallel port for the definition of this pin in ECP and EPP modes.
44	PD5	I/O	IN <sub>tsp5</sub> O <sub>12</sub>	VSB	PRINTER MODE: PD5 Parallel port data bus bit 5. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
43	PD6	I/O	IN <sub>tp5</sub> O <sub>12</sub>	VSB	PRINTER MODE: PD6 Parallel port data bus bit 6. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
42	PD7	I/O	IN <sub>tp5</sub> O <sub>24</sub>	VSB	PRINTER MODE: PD7 Parallel port data bus bit 7. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.

### 5.3 Serial Port Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
36	RIA#	I	IN <sub>tp5</sub>	VSB	Ring Indicator. An active-low signal indicates that a ring signal is being received from the modem or the data set.
35	DCDA#	I	IN <sub>tp5</sub>	VSB	Data Carrier Detection. An active-low signal indicates the modem or data set has detected a data carrier.
34	SOUTA	O	O <sub>12</sub>	VSB	UART A Serial Output. This pin is used to transmit serial data out to the communication link.
33	SINA	I	IN <sub>tp5</sub>	VSB	Serial Input. This pin is used to receive serial data through the communication link.
32	DTRA#	O	O <sub>12</sub>	VSB	UART A Data Terminal Ready. An active-low signal informs the modem or data set that the controller is ready to communicate.
31	RTSA#	O	O <sub>12</sub>	VSB	UART A Request To Send. An active-low signal informs the modem or data set that the controller is ready to send data.
30	DSRA#	I	IN <sub>tp5</sub>	VSB	Data Set Ready. An active-low signal indicates the modem or data set is ready to establish a communication link and transfer data to the UART.
29	CTSA#	I	IN <sub>tp5</sub>	VSB	Clear To Send. This is the modem-control input. The function of these pins can be tested by reading bit 4 of the handshake status register.
14	RIB#	I	IN <sub>tp5</sub>	VSB	Ring Indicator. An active-low signal indicates that a ring signal is being received from the modem or the data set.
13	DCDB#	I	IN <sub>tp5</sub>	VSB	Data Carrier Detection. An active-low signal indicates the modem or data set has detected a data carrier.
12	SOUTB	O	O <sub>12</sub>	VSB	UART B Serial Output. This pin is used to transmit serial data out to the communication link.
11	SINB	I	IN <sub>tp5</sub>	VSB	Serial Input. This pin is used to receive serial data through the communication link.
10	DTRB#	O	O <sub>12</sub>	VSB	UART B Data Terminal Ready. An active-low signal informs the modem or data set that the controller is ready to communicate.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
9	RTSB#	O	O <sub>12</sub>	VSB	UART B Request To Send. An active-low signal informs the modem or data set that the controller is ready to send data.
8	DSRB#	I	IN <sub>tsp5</sub>	VSB	Data Set Ready. An active-low signal indicates the modem or data set is ready to establish a communication link and transfer data to the UART.
7	CTSB#	I	IN <sub>tsp5</sub>	VSB	Clear To Send. This is the modem-control input. The function of these pins can be tested by reading bit 4 of the handshake status register.

#### 5.4 KBC Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
27	GA20M	O	O <sub>12</sub> OD <sub>12</sub>	VCC	Gate A20 output. This pin is high after system reset. (KBC P21)
28	KBRST#	O	O <sub>12</sub> OD <sub>12</sub>	VCC	Keyboard reset. This pin is high after system reset. (KBC P20)
58	KCLK	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	Keyboard Clock.
59	KDAT	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	Keyboard Data.
56	MCLK	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	PS2 Mouse Clock.
57	MDAT	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	PS2 Mouse Data.

#### 5.5 CIR Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
95	CIRRX	I	IN <sub>tsp5</sub>	VSB	CIR input for long length
6	CIRTX0	O	O <sub>12</sub>	VCC	CIR transmission output
96	CIRTX1	O	O <sub>12</sub>	VSB	CIR transmission output
38	CIRRXB0	I	IN <sub>tsp5</sub>	VSB	CIR input for wide band.
98	CIRRXB1	I	IN <sub>tsp5</sub>	VSB	CIR input for wide band.

#### 5.6 Hardware Monitor Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
102	SKTOCC#	I	IN <sub>tsp5</sub>	VRTC	CPU socket occupied detection
100	CASEOPEN0#	I	IN <sub>tsp5</sub>	VRTC	CASE OPEN 0 detection. An active-low input from an external device when the case is open. This signal can be latched if pin VBAT is connected to the battery, even if the system is in G3 state. Pulling up a 2-MΩ resistor to VBAT is recommended if not in use.
72	CASEOPEN1#	I	IN <sub>tsp5</sub>	VRTC	CASE OPEN 1 detection. An active-low input from an external device when the case is open. This signal can be latched if pin VBAT is connected to the battery, even if the system is in G3 state. Pulling up a 2-MΩ resistor to VBAT is recommended if not in use.
103	VIN8	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
116	VIN7	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
115	VIN6	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
114	VIN5	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
111	VIN4	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
107	VIN3	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
106	VIN2	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
105	VIN1	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
104	VIN0	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
109	CPUVCORE	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
110	VREF	O	AOUT	AVCC	Reference Voltage (around 2.048 V).
116	AUXTIN3	I	AIN	AVCC	The input of temperature sensor 6.
115	AUXTIN2	I	AIN	AVCC	The input of temperature sensor 5. It is used for AUX2 temperature sensing.
114	AUXTIN1	I	AIN	AVCC	The input of temperature sensor 4. It is used for AUX1 temperature sensing.
111	AUXTIN0	I	AIN	AVCC	The input of temperature sensor 3. It is used for AUX0 temperature sensing.
112	CPUTIN	I	AIN	AVCC	The input of temperature sensor 2. It is used for CPU temperature sensing.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
113	SYSTIN	I	AIN	AVCC	The input of temperature sensor 1. It is used for system temperature sensing.
128	OVT#	O	OD <sub>12</sub>	VCC	The output of over temperature Shutdown. This pin indicates the temperature is over the temperature limit. (Default after LRESET#)
	SMI#	O	OD <sub>12</sub>	VCC	System Management Interrupt channel output.
83	OVT#	O	OD <sub>12</sub>	VCC	The output of over temperature Shutdown. This pin indicates the temperature is over the temperature limit. (Default after LRESET#)
	SMI#	O	OD <sub>12</sub>	VCC	System Management Interrupt channel output.
3	AUXFANIN0	I	IN <sub>tsp5</sub>	VCC	0 to +5 V amplitude fan tachometer input.
4	AUXFANIN1	I	IN <sub>tsp5</sub>	VCC	0 to +5 V amplitude fan tachometer input.
5	AUXFANIN2	I	IN <sub>tsp5</sub>	VCC	0 to +5 V amplitude fan tachometer input.
121	AUXFANOUT0	O	O <sub>12</sub> OD <sub>12</sub>	VCC	PWM duty-cycle signal for fan speed control.
122	AUXFANOUT1	O	O <sub>12</sub> OD <sub>12</sub>	VCC	PWM duty-cycle signal for fan speed control.
123	AUXFANOUT2	O	O <sub>12</sub> OD <sub>12</sub>	VCC	PWM duty-cycle signal for fan speed control.
124	CPUFANIN	I	IN <sub>tsp5</sub>	VCC	0 to +5 V amplitude fan tachometer input.
125	CPUFANOUT	O	O <sub>12</sub> OD <sub>12</sub>	VCC	PWM duty-cycle signal for fan speed control.
126	SYSFANIN	I	IN <sub>tsp5</sub>	VCC	0 to +5 V amplitude fan tachometer input.
127	SYSFANOUT	O	O <sub>12</sub> OD <sub>12</sub> AOUT	VCC	PWM duty-cycle signal for fan speed control. DC voltage output for fan speed control.
51	BEEP	O	OD <sub>12</sub>	VSB	Beep function for hardware monitor.

## 5.7 Intel® PECl Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
120	PECI	I/O	I/O <sub>v3</sub>	Vtt	INTEL® CPU PECl interface. Connect to CPU.
119	Vtt	I	Power	Vtt	INTEL® CPU Vtt Power.

## 5.8 Advanced Configuration & Power Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
61	PSIN#	I	IN <sub>tp5</sub>	VSB	Panel Switch Input. This pin is active-low with an internal pulled-up resistor.
60	PSOUT#	O	OD <sub>12</sub>	VSB	Panel Switch Output. This signal is used to wake-up the system from S3/S5 state.
101	RSMRST#	O	OD <sub>8</sub>	VRTC	Resume reset signal output.
73	DPWROK#	O	OD <sub>8</sub>	VRTC	V3A signal output
64	SLP_S3#	I	IN <sub>tp5</sub>	VSB	SLP_S3# input.
84	SLP_S5#	I	IN <sub>tp5</sub>	VSB	SLP_S5# input.
80	ATXPGD	I	IN <sub>tcup5</sub>	VSB	ATX power good signal.
63	PSON#	O	OD <sub>12</sub>	VSB	Power supply on-off output.
82	PWROK	O	O <sub>8</sub> OD <sub>8</sub>	VRTC	3VCC PWROK signal.
81	PWROK	O	O <sub>8</sub> OD <sub>8</sub>	VRTC	3VCC PWROK signal.
70	PWROK	O	OD <sub>8</sub>	VRTC	3VCC PWROK signal.
89	PWROK	O	OD <sub>12</sub>	VSB	3VCC PWROK signal.
88	PWROK#	O	OD <sub>12</sub>	VSB	3VCC PWROK# signal.
81	AMD_PWROK	O	OD <sub>8</sub>	VRTC	3VCC AMD PWROK signal.
83	RESETCONI#	I	IN <sub>tp5</sub>	VSB	Connect to the reset button. This pin has internal de-bounce circuit whose de-bounce time is at least 16 mS.
37	RESETCONO#	O	OD <sub>12</sub>	VSB	RESETCONO# output.
70	3VSBSW	O	OD <sub>12</sub>	VRTC	Switch 3VSB power to memory when in S3 state.
71	3VSBSW#	O	OD <sub>24</sub>	VSB	Switch 3VSB power to memory when in S3 state.
89	3VSBSW#	O	OD <sub>12</sub>	VSB	Switch 3VSB power to memory when in S3 state.
79	RSTOUT0#	O	OD <sub>24</sub>	VSB	PCI Reset Buffer 0. (from pin26)
78	RSTOUT1#	O	O <sub>24</sub> OD <sub>24</sub>	VSB	PCI Reset Buffer 1. (from pin26) This pin default is push-pull output and could be programmed to open-drain output by register Logic Device A, CRF7 bit6.
77	RSTOUT2#	O	O <sub>24</sub> OD <sub>24</sub>	VSB	PCI Reset Buffer 2. (from pin26) This pin default is push-pull output and could be programmed to open-drain output by register Logic Device A, CRF7 bit7.
91	RSTOUT4#	O	O <sub>12</sub>	VSB	PCI Reset Buffer 4. (from pin26) This pin is push-pull output.
93	RSTOUT3#	O	O <sub>12</sub>	VSB	PCI Reset Buffer 3. (from pin26) This pin is push-pull output.

### 5.9 Advanced Sleep State Control Control

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
62	SLPS5_Lch	O	O <sub>12</sub>	VSB	This pin has the same signal output as SLP_S5#, but keeps the output signal high while in deep S3.
70	DEEP_S5_0	O	OD <sub>12</sub>	VRTC	This pin is to control system power for entering “more power saving mode”.
72	DEEP_S5_1	O	OD <sub>8</sub>	VRTC	This pin is to control system power for entering “more power saving mode”.

### 5.10 Port 80 Message Display & LED Control

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
42	DGH#	O	O <sub>24</sub>	VSB	Common cathode output of high nibble display on decoded Port 0x80h message. Switching frequency is about 4 KHz.
41	DGL#	O	O <sub>24</sub>	VSB	Common cathode output of low nibble display on decoded Port 0x80h message. Switching frequency is about 4 KHz.
50 49 48 47 45 44 43	LED_A LED_B LED_C LED_D LED_E LED_F LED_G	O	O <sub>12</sub>	VSB	Anode outputs for 7-Segment LED.
39	YLW_LED	O	OD <sub>12</sub>	VSB	Yellow LED output control. This pin could indicate the power status.
40	GRN_LED	O	OD <sub>12</sub>	VSB	Green LED output control. This pin could indicate the power status.

### 5.11 SMBus Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
75	SCL	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	SMBus slave clock.
76	SDA	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	SMBus slave bi-directional Data.
52	SCL	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	SMBus slave clock.
51	SDA	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	SMBus slave bi-directional Data.

75	MSCL	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	SMBus master clock. The SMBus master function could be performed through either pin#51, pin#52 or pin#75, pin#76.
76	MSDA	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	SMBus master bi-directional Data. The SMBus master function could be performed through either pin#51, pin#52 or pin#75, pin#76.
52	MSCL	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	SMBus master clock. The SMBus master function could be performed through either pin#51, pin#52 or pin#75, pin#76.
51	MSDA	I/O	IN <sub>tsp5</sub> OD <sub>12</sub>	VSB	SMBus master bi-directional Data. The SMBus master function could be performed through either pin#51, pin#52 or pin#75, pin#76.

### 5.12 Power Pins

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
46, 85	3VSB	I			+3.3 V stand-by power supply for the digital circuits.
99	VBAT	I			+3 V on-board battery for the digital circuits.
1,24	VCC	I			+3.3 V power supply for driving 3 V on host interface.
108	AVCC	I			Analog +3.3 V power input. Internally supply power to all analog circuits.
117	CPUD- / AGND	I			Analog ground. The ground reference for all analog input. Internally connected to all analog circuits. This pin should be connected to ground.
16, 94	VSS	I			Ground.
119	VTT	I			INTEL® CPU Vtt power.

### 5.13 AMD Power-On Sequence

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
109	CPUVCORE	I	AIN	AVCC	Power sequence group B signal
106	VLDT	I	AIN	AVCC	Power sequence group C signal
107	VDIMM	I	AIN	AVCC	Memory power enable
87	VCORE_EN	O	OD <sub>12</sub>	VSB	CPU Vcore power enable
86	VLDT_EN	O	OD <sub>12</sub>	VSB	Hyper transport I/O power enable
81	AMD_PWROK	O	OD <sub>12</sub>	VSB	AMD power on sequence ok signal
63	AMD_PSON#	O	OD <sub>12</sub>	VSB	Power supply on/off output to enable ATX

### 5.14 AMD SB-TSI Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
118	TSIC	O	OD <sub>12</sub>	VCC	AMD SB-TSI clock output.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
120	TSID	I/O	IN <sub>tsp3</sub> OD <sub>12</sub>	VCC	AMD SB-TSI data input / output.

### 5.15 Dual Voltage Control

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
74	BKFD_CUT	O	OD <sub>12</sub>	VSB	Power distribution control (When switching between main and standby regulators) for system transition into and out of the S3 sleep state.
71	LATCH_BK FD_CUT#	O	O <sub>24</sub>	VSB	Power distribution control (When switching between main and standby regulators) for system transition into and out of the S5 sleep state.
70	LATCH_BK FD_CUT	O	O <sub>12</sub>	VR <sub>TC</sub>	Power distribution control (When switching between main and standby regulators) for system transition into and out of the S5 sleep state.

### 5.16 DSW

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
89	SLP_SUS#	I	IN <sub>tp5</sub>	VSB	This pin connects to SLP_SUS# in CPT PCH
90	SUS_WARN_5 VDUAL	O	OD <sub>12</sub>	VSB	This pin links to external 5VDUAL control circuits
91	SUSACK#	O	OD <sub>12</sub>	VSB	This pin connects to SUSACK# in CPT PCH
92	5VDUAL	I	A <sub>IN</sub>	VSB	Analog input to monitor 5VDUAL voltage
93	SUSWARN#	I	IN <sub>tp5</sub>	VSB	This pin connects to SUSWARN# in CPT PCH
88	SLP_SUS_FET	O	OD <sub>12</sub>	VSB	This pin connects to VSB power switch
97	PCHVSB	I	A <sub>IN</sub>	VSB	PCHVSB function

### 5.17 IR

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
11	IRRX0	I	IN <sub>tp5</sub>	VSB	IR Receiver input.
12	IRTX0	O	O <sub>12</sub>	VSB	IR Transmitter output.
95	IRRX1	I	IN <sub>tsp5</sub>	VSB	IR Receiver input.
96	IRTX1	O	O <sub>12</sub>	VSB	IR Transmitter output.

### 5.18 General Purpose I/O Port

#### 5.18.1 GPIO-0 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
121	GP00	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VCC	General-purpose I/O port 0 bit 0.
122	GP01	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VCC	General-purpose I/O port 0 bit 1.
123	GP02	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VCC	General-purpose I/O port 0 bit 2.
2	GP03	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VCC	General-purpose I/O port 0 bit 3.
3	GP04	I/O	IN <sub>ts5p5</sub> O <sub>12</sub> OD <sub>12</sub>	VCC	General-purpose I/O port 0 bit 4.
4	GP05	I/O	IN <sub>ts5p5</sub> O <sub>12</sub> OD <sub>12</sub>	VCC	General-purpose I/O port 0 bit 5.
5	GP06	I/O	IN <sub>ts5p5</sub> O <sub>12</sub> OD <sub>12</sub>	VCC	General-purpose I/O port 0 bit 6.
6	GP07	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VCC	General-purpose I/O port 0 bit 7.

### 5.18.2 GPIO-1 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
14	GP10	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 1 bit 0.
13	GP11	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 1 bit 1.
12	GP12	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 1 bit 2.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
11	GP13	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 1 bit 3.
10	GP14	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 1 bit 4.
9	GP15	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 1 bit 5.
8	GP16	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 1 bit 6.
7	GP17	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 1 bit 7.

### 5.18.3 GPIO-2 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
59	GP20	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 2 bit 0.
58	GP21	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 2 bit 1.
57	GP22	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 2 bit 2.
56	GP23	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 2 bit 3.
95	GP24	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 2 bit 4.
96	GP25	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 2 bit 5.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
118	GP26	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 2 bit 6.
98	GP27	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 2 bit 7.

#### 5.18.4 GPIO-3 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
83	GP30	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 3 bit 0.
76	GP31	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 3 bit 1.
75	GP32	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VRTC	General-purpose I/O port 3 bit 2.
71	GP33	I/O	IN <sub>tp5</sub> O <sub>24</sub> OD <sub>24</sub>	VRTC	General-purpose I/O port 3 bit 3.
55	GP34	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 3 bit 4.
54	GP35	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 3 bit 5.
53	GP36	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 3 bit 6.

#### 5.18.5 GPIO-4 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
62	GP40	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 4 bit 0.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
52	GP41	I/O	$IN_{tsp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 4 bit 1.
51	GP42	I/O	$IN_{tsp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 4 bit 2.
41	GP43	I/O	$IN_{tsp5}$ $O_{24}$ $OD_{24}$	VSB	General-purpose I/O port 4 bit 3.
40	GP44	I/O	$IN_{tsp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 4 bit 4.
39	GP45	I/O	$IN_{tsp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 4 bit 5.
38	GP46	I/O	$IN_{tsp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 4 bit 6.
37	GP47	I/O	$IN_{tp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 4 bit 7.

#### 5.18.6 GPIO-5 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
93	GP50	I/O	$IN_{tp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 5 bit 0.
92	GP51	I/O	$IN_{tp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 5 bit 1.
91	GP52	I/O	$IN_{tp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 5 bit 2.
90	GP53	I/O	$IN_{tp5}$ $O_{12}$ $OD_{12}$	VSB	General-purpose I/O port 5 bit 3.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
89	GP54	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 5 bit 4.
88	GP55	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 5 bit 5.
87	GP56	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 5 bit 6.
86	GP57	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 5 bit 7.

#### 5.18.7 GPIO-6 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
50	GP60	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 6 bit 0.
49	GP61	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 6 bit 1.
48	GP62	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 6 bit 2.
47	GP63	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 6 bit 3.
45	GP64	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 6 bit 4.
44	GP65	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 6 bit 5.
43	GP66	I/O	IN <sub>tsp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 6 bit 6.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
42	GP67	I/O	IN <sub>tp5</sub> O <sub>24</sub> OD <sub>24</sub>	VSB	General-purpose I/O port 6 bit 7.

#### 5.18.8 GPIO-7 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
69	GP70	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 7 bit 0.
68	GP71	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 7 bit 1.
67	GP72	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 7 bit 2.
66	GP73	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 7 bit 3.
79	GP74	I/O	IN <sub>tp5</sub> O <sub>24</sub> OD <sub>24</sub>	VSB	General-purpose I/O port 7 bit 4.
78	GP75	I/O	IN <sub>tp5</sub> O <sub>24</sub> OD <sub>24</sub>	VSB	General-purpose I/O port 7 bit 5.
77	GP76	I/O	IN <sub>tp5</sub> O <sub>24</sub> OD <sub>24</sub>	VSB	General-purpose I/O port 7 bit 6.

#### 5.18.9 GPIO-8 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
29	GP80	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 8 bit 0.
30	GP81	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 8 bit 1.

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
31	GP82	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 8 bit 2.
32	GP83	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 8 bit 3.
33	GP84	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 8 bit 4.
34	GP85	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 8 bit 5.
35	GP86	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 8 bit 6.
36	GP87	I/O	IN <sub>tp5</sub> O <sub>12</sub> OD <sub>12</sub>	VSB	General-purpose I/O port 8 bit 7.

### 5.19 Strapping Pins

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
31	2E_4E_SEL	I	IN <sub>tdp5</sub>	VSB	SIO I/O address selection. (Strapped by LRESET# )  Strapped to high: SIO I/O address is 4Eh/4Fh. Strapped to low: SIO I/O address is 2Eh/2Fh.
32	24M_48M_S_El	I	IN <sub>tdp5</sub>	VSB	Input clock rate selection (Strapped by VCC: internal Power OK signal without any delay.)  Strapped to high: The clock input on pin 15 is 48MHz. Strapped to low: The clock input on pin 15 is 24MHz.
34	LPT_EN	I	IN <sub>tdp5</sub>	VSB	PRT function selection. (Strapped by LRESET#)  Strapped to high: PRT function. Strapped to low: non-PRT function

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
9	UARTP80_EN	I	IN <sub>tdp5</sub>	VSB	Pin34 function selection. (Strapped by LRESET#)  See configuration register
62	TEST_MODE_EN	I	IN <sub>tdp5</sub>	VSB	Enable TEST_MODE_EN specific function. (Strapped by VSB power: internal RSMRST# signal])  Strapped to high: Enable TEST_MODE_EN function Strapped to low: Disable TEST_MODE_EN function
69	DSW_EN	I	IN <sub>tp5</sub>	VSB	DSW position selection. (Strapped by VSB power: internal RSMRST# signal])  Strapped to high: DSW function Strapped to low: GPIO function
96	AMDPWR_EN	I	IN <sub>tdp5</sub>	VSB	Enable AMD power sequence function. (Strapped by VSB power: internal RSMRST# signal.)  Strapped to high: Enable AMD power sequence Strapped to low: Disable AMD power sequence

Note . All Strapping results can be programming by LPC Interface. There are three conditions below:

- 1) VSB Strapping result can be programming by LPC, and reset by RSMRST#.
- 2) VCC Strapping result can be programming by LPC, and reset by PWROK.
- 3) LRESET# strapping (2E\_4E\_SEL) can be programming by LPC, and reset by LRESET#.

## 5.20 Internal pull-up, pull-down pins

Signal	Pin(s)	Power well	Type	Resistor	Note
<b>Strapping Pins</b>					
2E_4E_SEL	31	3VSB	Pull-down	47.4K	1
24M_48M_SEL	32	3VSB	Pull-down	47.4K	1
LPT_EN	34	3VSB	Pull-down	47.4K	1
UARTP80_EN	9	3VSB	Pull-down	47.4K	1
TEST_MODE_EN	62	3VSB	Pull-down	47.4K	2
AMDPWR_EN	96	3VSB	Pull-down	47.4K	2
<b>Advanced Configuration &amp; Power Interface</b>					
PSIN#	61	3VSB	Pull-up	47.03K	

Note1. Active only during VCC Power-up reset

Note2. Active only during VSB Power-up reset

## 5.21 Strapping multi function pin control

LPT_EN	<b>Pin38</b> function selection (See CR27)						
	<b>Pin39 ~ 40</b> function selection (See CR1B)						
	<b>Pin41 ~ 50</b> function selection (See CR27)						
<b>Pin51</b> function selection (See CR1B)							
<b>Pin52</b> function selection (See CR1A)							
<b>Pin53</b> function selection							
<table border="1"><tr><td>LPT_EN</td><td>Pin53</td></tr><tr><td>0</td><td>GP36</td></tr><tr><td>1</td><td>ERR#</td></tr></table>	LPT_EN	Pin53	0	GP36	1	ERR#	
LPT_EN	Pin53						
0	GP36						
1	ERR#						
<b>Pin54</b> function selection							
<table border="1"><tr><td>LPT_EN</td><td>Pin54</td></tr><tr><td>0</td><td>GP35</td></tr><tr><td>1</td><td>AFD#</td></tr></table>	LPT_EN	Pin54	0	GP35	1	AFD#	
LPT_EN	Pin54						
0	GP35						
1	AFD#						
<b>Pin55</b> function selection							
<table border="1"><tr><td>LPT_EN</td><td>Pin55</td></tr><tr><td>0</td><td>GP34</td></tr><tr><td>1</td><td>STB#</td></tr></table>	LPT_EN	Pin55	0	GP34	1	STB#	
LPT_EN	Pin55						
0	GP34						
1	STB#						
UARTP80_EN	<b>Pin34</b> function selection (See CR2A)						
TEST_MODE_EN	<b>Pin66</b> function selection						
	<table border="1"><tr><td>TEST_MODE_EN</td><td>Pin66</td></tr><tr><td>0</td><td>GP73</td></tr><tr><td>1</td><td>Reserved</td></tr></table>	TEST_MODE_EN	Pin66	0	GP73	1	Reserved
TEST_MODE_EN	Pin66						
0	GP73						
1	Reserved						
<b>Pin67</b> function selection							
<table border="1"><tr><td>TEST_MODE_EN</td><td>Pin67</td></tr><tr><td>0</td><td>GP72</td></tr><tr><td>1</td><td>Reserved</td></tr></table>	TEST_MODE_EN	Pin67	0	GP72	1	Reserved	
TEST_MODE_EN	Pin67						
0	GP72						
1	Reserved						
<b>Pin68</b> function selection							
	<table border="1"><tr><td>TEST_MODE_EN</td><td>Pin68</td></tr><tr><td>0</td><td>GP71</td></tr><tr><td>1</td><td>Reserved</td></tr></table>	TEST_MODE_EN	Pin68	0	GP71	1	Reserved
TEST_MODE_EN	Pin68						
0	GP71						
1	Reserved						
<b>Pin69</b> function selection							
<table border="1"><tr><td>TEST_MODE_EN</td><td>Pin69</td></tr><tr><td>0</td><td>GP70</td></tr><tr><td>1</td><td>Reserved</td></tr></table>	TEST_MODE_EN	Pin69	0	GP70	1	Reserved	
TEST_MODE_EN	Pin69						
0	GP70						
1	Reserved						
<b>Pin74</b> function selection							

	TEST_MODE_EN	Pin74	
	0	BKFD CU T	
	1	Reserved	
<b>Pin89 function selection</b>			
DSW_EN	DSW_EN	Pin89	
	0	GP54	
	1	SLP_SUS#	
<b>Pin90 function selection</b>			
	DSW_EN	Pin90	
	0	GP53	
	1	SUSWARN_5VDUAL	
<b>Pin92 function selection</b>			
	DSW_EN	Pin92	
	0	GP51	
	1	5VDUAL	
<b>Pin63 function Selection</b>			
AMDPWR_EN	AMDPWR_EN	Pin63	
	0	PSON#	
	1	AMD_PSON#	
<b>Pin81 function Selection</b>			
	AMDPWR_EN	Pin81	
	0	PWROK	
	1	AMD_PWROK	
<b>Pin86 function Selection</b>			
	AMDPWR_EN	Pin86	
	0	GP57	
	1	VLDT_EN	
<b>Pin87 function Selection</b>			
	AMDPWR_EN	Pin87	
	0	GP56	
	1	VCORE_EN	

## 6. GLUE LOGIC

### 6.1 ACPI Glue Logic

Table 6-1 Pin Description

SYMBOL	PIN	DESCRIPTION
SLP_S5#	84	SLP_S5# input.
RESETCONI#	83	RESETCON# input signal. This pin has internal de-bounce circuit whose de-bounce time is at least 16 mS.
RESETCONO#	37	RESETCON# output signal.
PWROK	82	This pin generates the PWROK signals while 3VCC is present.
DPWROK#	73	This pin generates the DPWROK# signals while 3VSB is present.
ATXPGD	80	ATX power good input signal. It is connected to the PWROK signal from the power supply for PWROK/PWRGD generation. The default is enabled.
RSMRST#	101	The RSMRST# signal is a reset output and is used as the VSB power on reset signal for the South Bridge. When the NCT6779D detects the 3VSB voltage rises to "V1", it then starts a delay – "t1" before the rising edge of RSMRST# asserting. If the 3VSB voltage falls below "V2", the RSMRST# de-asserts immediately.




Figure 6-1 RSMRST# and DPWROK#




Figure 6-2 PWROK




Figure 6-3 RESETCONI# and PWROK




Figure 6-4 RSTOUTX# and LRESET#

TIMING	PARAMETER	MIN	MAX	UNIT
t1	Valid 3VSB to RSMRST# inactive	200	300	mS
tp	Valid 3VSB to DPWROK# inactive	100	150	mS

TIMING	PARAMETER	MIN	MAX	UNIT
<b>tg</b>	3VSB Glitch allowance		1	uS
<b>td</b>	Falling 3VSB supply Delay		1	uS
<b>t2</b>	Valid 3VCC to PWROK active	300	500	mS
<b>t3</b>	RESETCONI# de-bounce	15	20	mS
<b>t4</b>	RESETCONO# and PWROK active	See LDB CRFA		
<b>t5</b>	RESETCONO# active to PWROK active	1	2	uS
<b>t6</b>	RESETCONO# inactive to RESETCONI# detect	3	4	S
<b>t7</b>	LRESET# active to RSTOUTx# active	0	80	nS
<b>t8</b>	LRESET# inactive to RSTOUTx# inactive	0	80	nS

DC	PARAMETER	MIN	MAX	UNIT
<b>V1</b>	3VSB Valid Voltage	-	3.033	Volt
<b>V2</b>	3VSB Ineffective Voltage	2.882	-	Volt
<b>V3</b>	3VCC Valid Voltage	-	2.83	Volt
<b>V4</b>	3VCC Ineffective Voltage	2.68	-	Volt
<b>Vg</b>	3VSB drops by Power noise	2	-	Volt

Note : 1. The values above are the worst-case results of R&D simulation.

## 6.2 BKFD\_CUT & LATCH\_BKFD\_CUT

NCT6779D supports BKFD\_CUT & LATCH\_BKFD\_CUT functions, please refer the timing diagram below:




Figure 6-5 BKFD\_CUT and LATCH\_BKFD\_CUT

**BKFD\_CUT** (Backfeed\_Cut) – When high, switches dual rails to standby power.

**LATCH\_BKFD\_CUT** (Latched\_Backfeed\_Cut) – When high, switches dual rails to standby power.

### 6.3 3VSBSW#




Figure 6-6 3VSBSW#

TIMING	PARAMETER	MIN	MAX	UNIT
<b>t9</b>	SLP_S3# active to 3VSBSW# active	0	10	mS
<b>t10</b>	3VCC active to 3VSBSW# inactive	120	190	mS
<b>t11</b>	SLP_S3# inactive to PSON# active	0	80	nS
<b>t12</b>	SLP_S3# active to PSON# inactive	15	45	mS
<b>t13</b>	SLP_S3# minimal Low Time	40	-	mS

## 6.4 PSON# Block Diagram

The PSON# function controls the main power on/off. The main power is turned on when PSON# is low. Please refer to the figure below.




Figure 6-7 PSON# Block Diagram

## 6.5 PWROK

PWROK Signal indicates the main power (VCC Power) is valid. Besides, valid PWROK signal also requires the following conditions, as shown in the figure below.




Figure 6-8 PWROK Block Diagram

## 6.6 Front Panel LEDs

NCT6779D supports two LED control pins – GRN\_LED and YLW\_LED.

For dual-color LED application:

(1)GRN\_LED pin is connected to a 470ohm resistor to 5VSB, and the cathode of the green LED and the anode of the yellow LED.

(2)YLW\_LED pin is connected to a 470ohm resistor to 5VSB, and the cathode of the yellow LED and the anode of the green LED.




Figure 6-9 Illustration of Dual Color LED application

GRN\_LED and YLW\_LED pins are designed to show currently power states. There are Manual Mode and Automatic Mode:


### 6.6.1 Automatic Mode

Power state is S0 or S1: GRN\_LED will be asserted by default.

Power state is S3: YLW\_LED will be asserted by default.


Power state is S4 or S5: Both GRN\_LED and YLW\_LED will be de-asserted by default.

AUTO_EN	GRN_LED_RST (YLW_LED_RST)	Pwr State	SLP_S3#	SLP_S5#	GRN_LED	YLW_LED
1	X	S0,S1	1	1	GRN_BLK_FREQ	HIGH-Z
1	X	S3	0	1	HIGH-Z	YLW_BLK_FREQ
1	X	S4,S5	X	0	HIGH-Z	HIGH-Z




### 6.6.2 Manual Mode

AUTO_EN	GRN_LED_RST# (YLW_LED_RST#)	Pwr State	SLP_S3#	SLP_S5#	GRN_LED	YLW_LED
0	0	S0,S1	1	1	GRN_BLK_FREQ	YLW_BLK_FREQ
0	0	S3	0	1	HIGH-Z	HIGH-Z
0	0	S4,S5	X	0	HIGH-Z	HIGH-Z
0	1	S0,S1	1	1	GRN_BLK_FREQ	YLW_BLK_FREQ
0	1	S3	0	1	GRN_BLK_FREQ	YLW_BLK_FREQ
0	1	S4,S5	X	0	GRN_BLK_FREQ	YLW_BLK_FREQ



Register Name	Register Location
AUTO_EN	Logic Device B, CRF7h, bit7
GRN_BLK_FREQ	Logic Device B, CRF7h, bit3~0
YLW_BLK_FREQ	Logic Device B, CRF8h, bit3~0
GRN_LED_RST#	Logic Device B, CRF7h, bit6
YLW_LED_RST#	Logic Device B, CRF8h, bit6

### 6.6.3 S0~S5 LED Blink Block Diagram



#### 6.6.4 LED Pole (LED\_POL)

Set to 0b, GRN\_LED output is active low, as the following Figure(a)

Set to 1b, GRN\_LED output is active high, as the following Figure(b)





Figure 6-10 Illustration of LED polarity

### 6.6.5 Deeper Sleeping State Detect Function

These two LED pins could also be used to indicate if the system is in Deeper Sleeping State. For more detail, please refer to the section of Advanced Sleep State Control Function.

Enable_DEEP_S5	GRN_DEEPS#_Disable (YLW_DEEPS#_Disable)	Pwr State	GRN_LED	YLW_LED
1	0	DEEP_S5	DeepS5_GRN_BLK_FREQ	DeepS5_YLW_BLK_FREQ
1	1	DEEP_S5	HIGH-Z	HIGH-Z
0	X	S0~S5	S0~S5 behavior	S0~S5 behavior

Enable_DEEP_S3	GRN_DEEPS#_Disable (YLW_DEEPS#_Disable)	Pwr State	GRN_LED	YLW_LED
1	0	DEEP_S3	DeepS3_GRN_BLK_FREQ	DeepS3_YLW_BLK_FREQ
1	1	DEEP_S3	HIGH-Z	HIGH-Z
0	X	S0~S5	S0~S5 behavior	S0~S5 behavior



## 6.7 Advanced Sleep State Control (ASSC) Function

Advanced Sleep State Control (ASSC) Function is used to control the system power at S3 or S5 state. The purpose of this function is to provide a method to reduce power consumption at S3 or S5 state. This function is disabled by default. When VCC power is first supplied, BIOS can program the register to enable ASSC Function. The register is powered by 3VSB\_IO and some is powered by VBAT. The related registers are located at Logic Device 16 CRE0h ~ CRE3h.






Figure 6-11 ASSC Application Diagram

### 6.7.1 When ASSC is disabled




When ASSC is disabled, ACPI function is as same as the normal ACPI behavior.

### 6.7.2 When ASSC is enabled (Enter into Deeper Sleeping State)



When the first time AC plug in and enter into S0 State, BIOS can enable ASSC Function (DeepS3 or DeepS5), when the system enters S3/S5 state, the pin DEEP\_S5 will be asserted after pre configuration delay time (power\_off\_dly\_time, LD16 CRE2) to make the system entering the “Deeper Sleeping State (DSS)” where system’s VSB power is cut off. When pin DEEP\_S5 asserts, the pin RSMRST# will de-assert by detecting PSOUT# signal (monitor 3VSB SYS Power).

### 6.7.3 When ASSC is enabled (Exit Deeper Sleeping State)




When any Wakeup Event (PSIN#, KB MS Wakeup, CIR wakeup, GPIO Wakeup) happened, pin DEEP\_S5 will be de-asserted to turn on the VSB power to the system. The pin RSMRST# will de-assert when 3VSB\_SYS power reach valid voltage. And then the pin PSOUT# will issue a low pulse (T3) turn on the system after T2 time


(wakeup delay time, LD16 CRE0). The PSOUT# low pulse is also programmable (LD16 CRE1). The T4 time is the delay from Deep\_S5 ds-assert to Deeo\_S5#\_DELAY de-assert.

#### 6.7.4 SLP\_S5#\_LATCH Control Function


SLP\_S5#\_LATCH control signal is similar to SLPS5# signal. When System is at S0 ~ S5 state, SLP\_S5#\_LATCH follows the SLPS5# signal. When system is at DeepS5 State, SLP\_S5#\_LATCH will keep low state till system returns to S0 state. When system is at DeepS3 State, SLP\_S5#\_LATCH will keep high till system returns to S0 state. Please see the following timing diagram:




## 6.8 Intel DSW Function



### 6.8.1 Enter DSW State timing diagram




### 6.8.2 Exit DSW State timing diagram




### 6.8.3 Application Circuit

The NCT6776 can not only provide SIO Deep S5/S3 function, but Intel DSW function. The application circuit should follow the guide below:



## 6.9 AMD Power-On Sequence

The NCT6779D supports new AMD power on sequence base on ACPI power on sequence, therefore, user can choose which architecture by set the strapping pin98. If pin98 is 0, only ACPI power on sequence is set, otherwise, AMD power on sequence is combined with ACPI, user can set CR2F[5] to get the same condition. To make sure CR2B[4]:GP34\_SEL and CR2B[0]:GP30\_SEL are "0" before running the sequence, because they are ATXPGD and SLP\_S5# pin select.



When S0->S3 or S0->S5, we support two kinds of power off sequence. One is non\_level detect: it means VCORE\_EN will pull low as long as about 10~15ms after VLDT\_EN pull low and PSON will pull high as long as about 10~15ms after VCORE\_EN pull low. Two, level detect, means VCORE\_EN will pull low depend on delay time and pre-power group VLDT\_IN, and PSON will pull high depend on pre-power group (VDIMM\_IN, ATXPGD), too. User can set CR27[1] to choose two condition and its default is "0" (level detect).

## Timing Parameters

Parameter	Description	Min.	Typ.	Max.	Unit
T1	Period of VDIMM rises to 0.7V to VCORE_EN assertion	10		15	ms
T2	Period of CPUPWRGD rises to 0.7V to VLDT_EN assertion	10		15	ms
T3	Period of VLDT_IN rises to 0.7V to AMD_PWROK assertion	10		15	ms
T4	Period of SLP_S3# deassertion to AMD_PWROK deassertion	10		50	ms
T5	Period of CPUPWRGD deassertion to VLDT_EN deassertion	10		15	ms
T6	Period of VLDT_EN deassertion to VCORE_EN deassertion	10		15	ms
T7	Period of VCORE_EN deassertion to PSON# deassertion	10		15	ms

VDDA: 2.5V (not controlled by SIO)

VDIMM: DDR 1.8V, DDR3 1.5V (not controlled by SIO)

VLDT: 1.2V

VCORE: 0.8V ~ 1.55V

To support AMD power on sequence , we add some Pinout as VLDT\_EN , VCORE\_EN , VLDT , VDIMM 。The sequence is follow the figure above 。CPU and NB must conform to the SPEC or else the SIO will suspend at the sequence 。

## 7. CONFIGURATION REGISTER ACCESS PROTOCOL

The NCT6779D uses a special protocol to access configuration registers to set up different types of configurations. The NCT6779D has a total of 16 Logical Devices (from Logical Device 1 to Logical Device 16 with the exception of Logical Device 0, 4, C, 10, 11, 12, 13 & 15 for backward compatibility) corresponding to fourteen individual functions: Parallel Port (Logical Device 1), UART A (Logical Device 2), UART B & IR (Logical Device 3), Keyboard Controller (Logical Device 5), CIR (Logical Device 6), GPIO6, 7 & 8 (Logical Device 7), WDT1 & GPIO0 & 1 (Logical Device 8), GPIO1, 2, 3, 4, 5, 6, 7 & 8 (Logical Device 9), ACPI (Logical Device A), Hardware Monitor & Front Panel LED (Logical Device B), WDT1 (Logical Device D), CIRWAKEUP (Logical Device E), GPIO (Logical Device F), PORT80 UART (Logical Device 14), and Deep Sleep (Logical Device 16).

It would require a large address space to access all of the logical device configuration registers if they were mapped into the normal PC address space. The NCT6779D, then, maps all the configuration registers through two I/O addresses (2Eh/2Fh or 4Eh/4Fh) set at power on by the strap pin 2E\_4E\_SEL. The two I/O addresses act as an index/data pair to read or write data to the Super I/O. One must write an index to the first I/O address which points to the register and read or write to the second address which acts as a data register.

An extra level of security is added by only allowing data updates when the Super I/O is in a special mode, called the Extended Function Mode. This mode is entered by two successive writes of 87h data to the first I/O address. This special mode ensures no false data can corrupt the Super I/O configuration during a program runaway.

There are a set of global registers located at index 0h – 2Fh, containing information and configuration for the entire chip.

The method to access the control registers of the individual logical devices is straightforward. Simply write the desired logical device number into the global register 07h. Subsequent accesses with indexes of 30h or higher are directly to the logical device registers.




Figure 7-1 Structure of the Configuration Register

Table 7-1 Devices of I/O Base Address

LOGICAL DEVICE NUMBER	FUNCTION	I/O BASE ADDRESS
0	Reserved	
1	Parallel Port	100h ~ FF8h
2	UART A	100h ~ FF8h
3	UART B & IR	100h ~ FF8h
4	Reserved	
5	Keyboard Controller	100h ~ FFFh
6	CIR	100h ~ FF8h
7	GPIO 6, 7 & 8	Reserved
8	WDT1 ,GPIO 0 & 1	Reserved
9	GPIO 1, 2, 3, 4, 5, 6, 7 & 8	Reserved
A	ACPI	Reserved
B	Hardware Monitor & Front Panel LED	100h ~ FFEh
C	Reserved	
D	WDT1	Reserved
E	CIRWAKEUP	100h ~ FF8h
F	GPIO	Reserved
10	Reserved	
11	Reserved	
12	Reserved	
13	Reserved	
14	PORT80 UART	Reserved
15	Reserved	
16	Deep Sleep	Reserved

## 7.1 Configuration Sequence




Figure 7-2 Configuration Register

To program the NCT6779D configuration registers, the following configuration procedures must be followed in sequence:

- (1). Enter the Extended Function Mode.
- (2). Configure the configuration registers.
- (3). Exit the Extended Function Mode.

### 7.1.1 Enter the Extended Function Mode

To place the chip into the Extended Function Mode, two successive writes of 0x87 must be applied to Extended Function Enable Registers (EFERs, i.e. 2Eh or 4Eh).

### 7.1.2 Configure the Configuration Registers

The chip selects the Logical Device and activates the desired Logical Devices through Extended Function Index Register (EFIR) and Extended Function Data Register (EFDR). The EFIR is located at the same address as the EFER, and the EFDR is located at address (EFIR+1).

First, write the Logical Device Number (i.e. 0x07) to the EFIR and then write the number of the desired Logical Device to the EFDR. If accessing the Chip (Global) Control Registers, this step is not required.

Secondly, write the address of the desired configuration register within the Logical Device to the EFIR and then write (or read) the desired configuration register through the EFDR.

### 7.1.3 Exit the Extended Function Mode

To exit the Extended Function Mode, writing 0xAA to the EFER is required. Once the chip exits the Extended Function Mode, it is in the normal running mode and is ready to enter the configuration mode.

### 7.1.4 Software Programming Example

The following example is written in Intel 8086 assembly language. It assumes that the EFER is located at 2Eh, so the EFIR is located at 2Eh and the EFDR is located at 2Fh. If the HEFRAS (CR[26h] bit 6 showing the value of the strap pin at power on) is set, 2Eh can be directly replaced by 4Eh and 2Fh replaced by 4Fh.

This example programs the configuration register F0h (clock source) of logical device 1 (UART A) to the value of 3Ch (24MHz). First, one must enter the Extended Function Mode, then setting the Logical Device Number (Index 07h) to 01h. Then program index F0h to 3Ch. Finally, exit the Extended Function Mode.

```
;-----
; Enter the Extended Function Mode
;-----
MOV DX, 2EH
MOV AL, 87H
OUT DX, AL
OUT DX, AL
;-----
; Configure Logical Device 1, Configuration Register CRF0
;-----
MOV DX, 2EH
MOV AL, 07H
OUT DX, AL      ; point to Logical Device Number Reg.
MOV DX, 2FH
MOV AL, 01H
OUT DX, AL      ; select Logical Device 1
;
MOV DX, 2EH
MOV AL, F0H
OUT DX, AL      ; select CRF0
MOV DX, 2FH
MOV AL, 3CH
OUT DX, AL      ; update CRF0 with value 3CH
;-----
; Exit the Extended Function Mode
;-----
MOV DX, 2EH
MOV AL, AAH
OUT DX, AL
```

## 8. HARDWARE MONITOR

### 8.1 General Description

The NCT6779D monitors several critical parameters in PC hardware, including power supply voltages, fan speeds, and temperatures, all of which are very important for a high-end computer system to work stably and properly. In addition, proprietary hardware reduces the amount of programming and processor intervention to control cooling fan speeds, minimizing ambient noise and maximizing system temperature and reliability.

The NCT6779D can simultaneously monitor all of the following inputs:

- Nine analog voltage inputs (five internal voltages CPUVCORE, VBAT, 3VSB, 3VCC and AVCC; four external voltage inputs)
- Five fan tachometer inputs
- Three remote temperatures, using either a thermistor or from the CPU thermal diode (voltage or Current Mode measurement method)
- Two case-open detection signal.

These inputs are converted to digital values using the integrated, eight-bit analog-to-digital converter (ADC).

In response to these inputs, the NCT6779D can generate the following outputs:

- Three PWM (pulse width modulation) and one DC fan outputs for the fan speed control
- SMI#
- OVT# signals for system protection events

The NCT6779D provides hardware access to all monitored parameters through the LPC or I<sup>2</sup>C interface and software access through application software, such as Nuvoton's Hardware Doctor<sup>TM</sup>, or BIOS.

The rest of this section introduces the various features of the NCT6779D hardware-monitor capability. These features are divided into the following sections:

- Access Interfaces
- Analog Inputs
- Fan Speed Measurement and Control
- Smart Fan Control
- SMI# interrupt mode
- OVT# interrupt mode
- Registers and Value RAM

### 8.2 Access Interfaces

The NCT6779D provides two interfaces, LPC and I<sup>2</sup>C, for the microprocessor to read or write the internal registers of the hardware monitor.

### 8.3 LPC Interface

The internal registers of the hardware monitor block are accessible through two separate methods on the LPC bus. The first set of registers, which primarily enable the block and set its address in the CPU I/O address space are accessed by the Super I/O protocol described in Chapter 7 at address 2Eh/2Fh or 4Eh/4Fh. The bulk of the functionality and internal registers of this block are accessed form an index/data pair of CPU I/O addresses. The

standard locations are usually 295h/296h and are set by CR[60h]&CR[61h] accessed using the Super I/O protocol as described in Chapter 7.

Due to the number of internal register, it is necessary to separate the register sets into “banks” specified by register 4Eh. The structure of the internal registers is shown in the following figure.




Figure 8-1 LPC Bus' Reads from / Write to Internal Registers

## 8.4 I<sup>2</sup>C interface

The I<sup>2</sup>C interface is a second, serial port into the internal registers of the hardware monitor function block. The interface is totally compatible with the industry-standard I<sup>2</sup>C specification, allowing external components that are also compatible to read the internal registers of the NCT6779D hardware monitor and control fan speeds. The address of the I<sup>2</sup>C peripheral is set by the register located at index 48h (which is accessed by the index/data pair at I/O address typically at 295h/296h)

The two timing diagrams below illustrate how to use the I<sup>2</sup>C interface to write to an internal register and how to read the value in an internal register, respectively.

(a) Serial bus write to internal address register followed by the data byte




Figure 8-2 Serial Bus Write to Internal Address Register Followed by the Data Byte

(b) Serial bus read from a register




Figure 8-3 Serial Bus Read from Internal Address Register

## 8.5 Analog Inputs

The nine analog inputs of the hardware monitor block connect to an 8-bit Analog to Digital Converter (ADC) and consist of 4 general-purpose inputs connected to external device pins (VIN0 – VIN3) and five internal signals connected to the power supplies (CPUVCORE, AVCC, VBAT, 3VSB and 3VCC). All inputs are limited to a maximum voltage of 2.048V due to an internal setting of 8mV LSB (256 steps x 8mV = 2.048V). All inputs to the ADC must limit the maximum voltage by using a voltage divider. The power supplies have internal resistors, while the external pins require outside limiting resistors as described below.




Figure 8-4 Analog Inputs and Application Circuit of the NCT6779D

As illustrated in the figure above, other connections may require some external circuits. The rest of this section provides more information about voltages outside the range of the 8-bit ADC, CPU Vcore voltage detection, and temperature sensing.

### 8.5.1 Voltages Over 2.048 V or Less Than 0 V

Input voltages greater than 2.048 V should be reduced by an external resistor divider to keep the input voltages in the proper range. For example, input voltage  $V_0$  (+12 V) should be reduced before it is connected to VIN0 according to the following equation:

$$VIN0 = V_0 \times \frac{R_2}{R_1 + R_2}$$

$R_1$  and  $R_2$  can be set to 56 KΩ and 10 KΩ, respectively, to reduce  $V_0$  from +12 V to less than 2.048 V.

All the internal inputs of the ADC, AVCC, VBAT, 3VSB and 3VCC utilize an integrated voltage divider with both resistors equal to 34KΩ, yielding a voltage one half of the power supply. Since one would expect a worst-case 10% variation or a 3.63V maximum voltage, the input to the ADC will be 1.815V, well within the maximum range.

$$V_{in} = VCC \times \frac{34K\Omega}{34K\Omega + 34K\Omega} \approx 1.65V, \text{ where } VCC \text{ is set to } 3.3V$$

The CPUVCORE pin feeds directly into the ADC with no voltage divider since the nominal voltage on this pin is only 1.2V.

Negative voltages are handled similarly, though the equation looks a little more complicated. For example, negative voltage  $V_1$  (-12V) can be reduced according to the following equation:

$$VIN1 = (V_1 - 2.048) \times \frac{R_4}{R_3 + R_4} + 2.048, \text{ where } V_1 = -12$$

$R_3$  and  $R_4$  can be set to 232 KΩ and 10 KΩ, respectively, to reduce negative input voltage  $V_1$  from -12 V to less than 2.048 V. Note that  $R_4$  is referenced to VREF, or 2.048V instead of 0V to allow for more dynamic range. This is simply good analog practice to yield the most precise measurements.

Both of these solutions are illustrated in the figure above.

### 8.5.2 Voltage Data Format

The data format for voltage detection is an eight-bit value, and each unit represents an interval of 8 mV.

$$\text{Detected Voltage} = \text{Reading} * 0.008 \text{ V}$$

If the source voltage was reduced by a voltage divider, the detected voltage value must be scaled accordingly.

#### 8.5.2.1. Voltage Reading

NCT6779D has 15 voltage reading:

	CPUVCORE	VIN0	AVCC	3VCC	VIN1
Voltage reading	Bank4, Index80	Bank4, Index84	Bank4, Index82	Bank4, Index83	Bank4, Index81
	VIN2	VIN3	3VSB	VBAT	VTT
Voltage reading	Bank4, Index8C	Bank4, Index8D	Bank4, Index87	Bank4, Index88	Bank4, Index89
	VIN4	VIN5	VIN6	VIN7	VIN8
Voltage reading	Bank4, Index86	Bank4, Index8A	Bank4, Index8B	Bank4, Index8E	Bank4, Index85

### 8.5.3 Temperature Data Format

The data format for sensors SYSTIN, CPUTIN, AUXTIN0, AUXTIN1, AUXTIN2 and AUXTIN3 is 9-bit, two's-complement. This is illustrated in the table below. There are two sources of temperature data: external thermistors or thermal diodes.

Table 8-1 Temperature Data Format

TEMPERATURE	8-BIT DIGITAL OUTPUT		9-BIT DIGITAL OUTPUT	
	8-BIT BINARY	8-BIT HEX	9-BIT BINARY	9-BIT HEX
+125°C	0111,1101	7Dh	0,1111,1010	0FAh
+25°C	0001,1001	19h	0,0011,0010	032h
+1°C	0000,0001	01h	0,0000,0010	002h
+0.5°C	-	-	0,0000,0001	001h
+0°C	0000,0000	00h	0,0000,0000	000h
-0.5°C	-	-	1,1111,1111	1FFh
-1°C	1111,1111	FFh	1,1111,1110	1FFh
-25°C	1110,0111	E7h	1,1100,1110	1Ceh
-55°C	1100,1001	C9h	1,1001,0010	192h

#### 8.5.3.1. Monitor Temperature from Thermistor

External thermistors should have a  $\beta$  value of 3435K and a resistance of 10 K $\Omega$  at 25°C. As illustrated in the schematic above, the thermistor is connected in series with a 10-K $\Omega$  resistor and then connects to VREF (pin 110). The configuration registers to select a thermistor temperature sensor and the measurement method are found at Bank 0, index 59h, 5Dh, and 5Eh.




Figure 8-5 Monitoring Temperature from Thermistor

#### 8.5.3.2. Monitor Temperature from Thermal Diode (Voltage Mode)

The thermal diode D- pin is connected to AGND (pin 117), and the D+ pin is connected to the temperature sensor pin in the NCT6779D. A 15-K $\Omega$  resistor is connected to VREF to supply the bias current for the diode, and the 2200-pF, bypass capacitor is added to filter high-frequency noise. The configuration registers to select a thermal diode temperature sensor and the measurement method are found at Bank 0, index 5Dh, and 5Eh.




Figure 8-6 Monitoring Temperature from Thermal Diode (Voltage Mode)

#### 8.5.3.3. Monitor Temperature from Thermal Diode (Current Mode)

The NCT6779D can also sense the diode temperature through Current Mode and the circuit is shown in the following figure.




Figure 8-7 Monitoring Temperature from Thermal Diode (Current Mode)

The pin of processor D- is connected to CPUD- (pin 117) and the pin D+ is connected to temperature sensor pin in the NCT6779D. A bypass capacitor C=2200pF should be added to filter the high frequency noise. The configuration registers to select a thermal diode temperature sensor and the measurement method are found at Bank 0, index 5Dh and 5Eh.

#### 8.5.3.4. Temperature Reading

NCT6779D has 6 temperature reading can monitor different temperature sources (ex. SYSTIN, CPUTIN, AUXTIN, PECI...etc).

	<b>SMIOVT1</b>	<b>SMIOVT2</b>
<b>Temperature source select</b>	Bank6,index21 bit[4:0] default: SYSTIN	Bank6, index22 bit[4:0] default: CPUTIN
<b>Temperature reading</b>	Bank0, index27	Bank1, index50 & index51 bit7

Note. If the temperature source is selecting to PECL, please set Bank0 Index AEh first for reading correct value.

## 8.6 PECL

PECL (Platform Environment Control Interface) is a new digital interface to read the CPU temperature of Intel® CPUs. With a bandwidth ranging from 2 Kbps to 2 Mbps, PECL uses a single wire for self-clocking and data transfer. By interfacing to the Digital Thermal Sensor (DTS) in the Intel® CPU, PECL reports a negative temperature (in counts) relative to the processor's temperature at which the thermal control circuit (TCC) is activated. At the TCC Activation temperature, the Intel CPU will operate at reduced performance to prevent the device from thermal damage.

PECL is one of the temperature sensing methods that the NCT6779D supports. The NCT6779D contains a PECL master and reads the CPU PECL temperature. The CPU is a PECL client.

The PECL temperature values returning from the CPU are in "counts" which are approximately linear in relation to changes in temperature in degrees centigrade. However, this linearity is approximate and cannot be guaranteed over the entire range of PECL temperatures. For further information, refer to the PECL specification. All references to "temperature" in this section are in "counts" instead of "°C".

Figure 8-8 PECL Temperature shows a typical fan speed (PWM duty cycle) and PECL temperature relationship.




Figure 8-8 PECL Temperature

In this illustration, when PECL temperature is -20, the PWM duty cycle for fan control is at Duty2. When CPU is getting hotter and the PECL temperature is -10, the PWM duty cycle is at Duty1.

At Tcontrol PECL temperature, the recommendation from Intel is to operate the CPU fan at full speed. Therefore Duty1 is 100% if this recommendation is followed. The value of Tcontrol can be obtained by reading the related Machine Specific Register (MSR) in the Intel CPU. The Tcontrol MSR address is usually in the BIOS Writer's guide for the CPU family in question. Refer to the relevant CPU documentation from Intel for more information. In this example, Tcontrol is -10.

When the PECL temperature is below -20, the duty cycle is fixed at Duty2 to maintain a minimum (and constant) RPM for the CPU fan.

The device also provides an offset register to ‘shift’ the negative PECL readings to positive values. The offset registers are called “Tbase”, which are located at Bank7 Index 09h for Agent0 and Bank7 Index 0Ah for Agent1. All default values of these Tbase registers are 8'h00. The unit of the Tbase register contents is “count” to match that of PECL values. The resultant value (Tbase + PECL) should not be interpreted as the “temperature” (whether in count or °C) of the PECL client (CPU).

The Figure 8-9 Temperature and Fan Speed Relation after Tbase Offsets, shows the temperature and fan-speed relationship after Tbase offset is applied (based on Figure 8-8 PECL Temperature). This view is from the perspective of the NCT6779D fan control circuit.




Figure 8-9 Temperature and Fan Speed Relation after Tbase Offsets

Assuming Tbase is set to 100 and the PECL temperature is -15 , the real-time temperature value to the fan control circuit will be 85 (-15 + 100). The value of 55 (hex) will appear in the relevant real-time temperature register.

While using Smart Fan control function of NCT6779D, BIOS/software can include Tbase in determining the thresholds (limits). In this example, assuming Tcontrol is -10 and Tbase is set to 100 <sup>(1)</sup>, the threshold temperature value corresponding to the “100% fan duty-cycle” event is 90 (-10+100). The value of 5A (hex) should be written to the relevant threshold register.

Tcontrol is typically -10 to -20 for PECL-enabled CPUs. Base on that, a value of 85 ~100 for Tbase could be set for proper operation of the fan control circuit. This recommendation is applicable for most designs. In general, the concept presented in this section could be used to determine the optimum value of Tcontrol to match the specific application.

## 8.7 Fan Speed Measurement and Control

This section is divided into two parts, one to measure the speed and one to control the speed.

### 8.7.1 Fan Speed Reading

The fan speed reading at:

	FAN COUNT READING		FAN RPM READING	
	13-bit		16-bit	
	[12:5]	[4:0]	[15:8]	[7:0]
SYSFANIN	Bank4, indexB0	Bank4, indexB1	Bank4, indexC0	Bank4, indexC1
CPUFANIN	Bank4, indexB2	Bank4, indexB3	Bank4, indexC2	Bank4, indexC3
AUXFANIN0	Bank4, indexB4	Bank4, indexB5	Bank4, indexC4	Bank4, indexC5
AUXFANIN1	Bank4, indexB6	Bank4, indexB7	Bank4, indexC6	Bank4, indexC7
AUXFANIN2	Bank4, indexB8	Bank4, indexB9	Bank4, indexC8	Bank4, indexC9

### 8.7.2 Fan Speed Calculation by Fan Count Reading

In 13-bit fan count reading, please read high byte first then low byte.

Fan speed RPM can be evaluated by the following equation.

$$RPM = \frac{1.35 \times 10^6}{Count}$$

### 8.7.3 Fan Speed Calculation by Fan RPM Reading

In 16-bit fan RPM reading, please read high byte first then low byte.

Fan speed RPM can be evaluated by translating 16-bit RPM reading from hexadecimal to decimal.

Register reading 0x09C4h = 2500 RPM

### 8.7.4 Fan Speed Control

The NCT6779D has five output pins for fan control, Only SYSFANOUT offers PWM duty cycle and DC voltage to control the fan speed. The output type (PWM or DC) of each pin is configured by Bank0 index 04h, bits 0 for SYSFANOUT.

	SYSFANOUT	CPUFANOUT	AUXFANOUT0
Output Type Select	Bank0, index04 bit0  0: PWM output 1: DC output (default)	Only PWM output	Only PWM output
Output Type Select (in PWM output)	CR24 bit4  0: open-drain (default) 1: push-pull	CR24 bit3  0: open-drain (default) 1: push-pull	CR24 bit5  0: open-drain (default) 1: push-pull
PWM Output	Bank0,	Bank0,	Bank0,

Frequency		Index00	Index02	Index10
<b>Fan Control Mode Select</b>		Bank1, index02, bit[7:4]  0h: Manual mode (def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV	Bank2, index02, bit[7:4]  0h: Manual mode(def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV	Bank3, index02, bit[7:4]  0h: Manual mode (def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV
<b>Output Value (write)</b>	<b>PWM output (Duty)</b>	Bank1, index09 bit[7:0]	Bank2, index09 bit[7:0]	Bank3, index09 bit[7:0]
	<b>DC output (Voltage)</b>	Bank1, index09 bit[7:2]		
<b>Current Output Value (read only)</b>		Bank0, index01	Bank0, index03	Bank0, index11

		AUXFANOUT1	AUXFANOUT2	
<b>Output Type Select</b>		<b>Only PWM output</b>	<b>Only PWM output</b>	
<b>Output Type Select (in PWM output)</b>		CR24 bit6  0: open-drain (default) 1: push-pull	CR24 bit7  0: open-drain (default) 1: push-pull	
<b>PWM Output Frequency</b>		Bank0, Index12	Bank0, Index14	
<b>Fan Control Mode Select</b>		Bank8, index02, bit[7:4]  0h: Manual mode (def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV	Bank9, index02, bit[7:4]  0h: Manual mode(def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV	
<b>Output Value (write)</b>	<b>PWM output (Duty)</b>	Bank8, index09 bit[7:0]	Bank9, index09 bit[7:0]	
	<b>DC output (Voltage)</b>			
<b>Current Output Value (read only)</b>		Bank0, Index13	Bank0, Index15	

For PWM, the duty cycle is programmed by eight-bit registers at Bank1 Index 09h for SYSFANOUT, Bank2 Index 09h for CPUFANOUT, Bank3 Index 09h for AUXFANOUT0, Bank8 Index 09h for AUXFANOUT1 and Bank9 Index 09h for AUXFANOUT2. The duty cycle can be calculated using the following equation:

$$\text{Dutycycle(%)} = \frac{\text{Programmed 8 - bit Register Value}}{255} \times 100\%$$

The default duty cycle is 7Fh, or 50% for SYSFANOUT and CPUFANOUT, duty cycle is FFh, or 100% for AUXFANOUT0, AUXFANOUT1 and AUXFANOUT2.

Note. The default speed of fan output is specified in registers CR[E0h] to CR[E4h] of Logical Device B.

The PWM clock frequency is programmed at Bank0 Index 00h, Index 02h, Index 10, Index 12 and Index 14h.

For DC, the NCT6779D has a six bit digital-to-analog converter (DAC) that produces 0 to 2.048 Volts DC. The analog output is programmed at Bank1 Index 09h bit[7:2] for SYSFANOUT. The analog output can be calculated using the following equation:

$$\text{OUTPUT Voltage (V)} = V_{ref} \times \frac{\text{Programmed 6-bit Register Value}}{64}$$

The default value is 111111YY, or nearly 2.048 V, and Y is a reserved bit.

### 8.7.5 SMART FAN™ Control

The NCT6779D supports various different fan control features:

- ◆ SMART FAN™ I (Thermal Cruise & Speed Cruise)
- ◆ SMART FAN™ IV
- ◆ SMART FAN™ IV Close-Loop Fan Control RPM mode

	SYSFANOUT	CPUFANOUT	AUXFANOUT0
<b>Fan Control Mode Select</b>	Bank1, index02, bit[7:4]  0h: Manual mode (def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV	Bank2, index02, bit[7:4]  0h: Manual mode(def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV	Bank3, index02, bit[7:4]  0h: Manual mode (def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV

	AUXFANOUT1	AUXFANOUT2	
<b>Fan Control Mode Select</b>	Bank8, index02, bit[7:4]  0h: Manual mode (def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV	Bank9, index02, bit[7:4]  0h: Manual mode(def.) 1h: Thermal Cruise 2h: Speed Cruise 4h: SMART FAN IV	

### 8.7.6 Temperature Source & Reading for Fan Control

Select temperature source for each fan control output:

	SYSFANOUT	CPUFANOUT	AUXFANOUT0
<b>Fan Control Temperature Source Select</b>	Bank1, index00 bit[4:0]  Default: SYSTIN	Bank2, index00 bit[4:0]  Default: CPUTIN	Bank3, index00 bit[4:0]  Default: AUXTINO
<b>Fan Control Temperature Reading</b>	Bank0, index73 & Bank0, index74 bit7	Bank0, index75 & Bank0, index76 bit7	Bank0, index77 & Bank0, index78 bit7

	AUXFANOUT1	AUXFANOUT2	

<b>Fan Control Temperature Source Select</b>	Bank8, index00 bit[4:0] Default: AUXTIN1	Bank9, index00 bit[4:0] Default: AUXTIN2	
<b>Fan Control Temperature Reading</b>	Bank0, index79 & Bank0, index7A bit7	Bank0, index7B & Bank0, index7C bit7	

Note. If the temperature source is selecting to PECL, please set Bank0 Index AEh first for reading correct value.




Figure 8-10 SMART FAN™ Function Block Diagram

## 8.8 SMART FAN™ I

### 8.8.1 Thermal Cruise Mode

Thermal Cruise mode controls the fan speed to keep the temperature in a specified range. First, this range is defined in BIOS by a temperature and the interval (e.g.,  $55^{\circ}\text{C} \pm 3^{\circ}\text{C}$ ). As long as the current temperature remains below the low end of this range (i.e.,  $52^{\circ}\text{C}$ ), the fan is off. Once the temperature exceeds the low end, the fan turns on at a speed defined in BIOS (e.g., 20% output). Thermal Cruise mode then controls the fan output according to the current temperature. Three conditions may occur:

- (1) If the temperature still exceeds the high end, fan output increases slowly. If the fan is operating at full speed but the temperature still exceeds the high end, a warning message is issued to protect the system.
- (2) If the temperature falls below the high end (e.g.,  $58^{\circ}\text{C}$ ) but remains above the low end (e.g.,  $52^{\circ}\text{C}$ ), fan output remains the same.
- (3) If the temperature falls below the low end (e.g.,  $52^{\circ}\text{C}$ ), fan output decreases slowly to zero or to a specified "stop value".

This “stop value” is enabled by the Bank1, Index00h, Bit7 for SYSFANOUT; Bank2, Index00h, Bit7 for CPUFANOUT ; Bank3, Index00h, Bit7 for AUXFANOUT0; Bank8, Index00h, Bit7 for AUXFANOUT1 and Bank9, Index00h, Bit7 for AUXFANOUT2.

The “stop value” itself is separately specified in Bank1 Index05h, Bank2 Index05h, Bank3 Index05h, Bank8 Index05h and Bank9 Index05h.

The “stop time” means fan remains at the stop value for the period of time also separately defined in Bank1 Index07h, Bank2 Index07h, Bank3 Index07h, Bank8 Index07h and Bank9 Index07h.

Note. The function only support for Thermal Cruise Mode.




Figure 8-11 Thermal Cruise™ Mode Parameters Figure

In general, Thermal Cruise mode means

- If the current temperature is higher than the high end, increase the fan speed.
- If the current temperature is lower than the low end, decrease the fan speed.
- Otherwise, keep the fan speed the same.

The following figures illustrate two examples of Thermal Cruise mode.




Figure 8-12 Mechanism of Thermal Cruise™ Mode (PWN Duty Cycle)




Figure 8-13 Mechanism of Thermal Cruise™ Mode (DC Output Voltage)

### 8.8.2 Speed Cruise Mode

Speed Cruise mode keeps the fan speed in a specified range. First, this range is defined in BIOS by a fan speed count (the amount of time between clock input signals, not the number of clock input signals in a period of time) and an interval (e.g.,  $160 \pm 10$ ). As long as the fan speed count is in the specified range, fan output remains the same. If the fan speed count is higher than the high end (e.g., 170), fan output increases to make the count lower. If the fan speed count is lower than the low end (e.g., 150), fan output decreases to make the count higher. One example is illustrated in this figure.




Figure 8-14 Mechanism of Fan Speed Cruise™ Mode

The following tables show current temperatures, fan output values and the relative control registers at Thermal Cruise and Fan Speed mode.

Table 8-2 Relative Registers – at Thermal CruiseTM Mode

THERMAL CRUISE MODE	TARGET TEMPERATURE	TOLERANCE	START-UP VALUE	STOP VALUE	KEEP MIN. FAN OUTPUT VALUE	STOP TIME	STEP- UP TIME	STEP- DOWN TIME
SYSFANOUT	Bank 1, index 01h bit[7:0]	Bank 1, index 02h Bit[2:0]	Bank 1, index 06h	Bank 1, index 05h	Bank 1, Index 00h, bit7	Bank 1, index 07h	Bank 1, index 03h	Bank 1, index 04h
CPUFANOUT	Bank 2, index 01h bit[7:0]	Bank 2, index 02h Bit[2:0]	Bank 2, index 06h	Bank 2, index 05h	Bank 2, Index 00h, bit7	Bank 2, index 07h	Bank 2, index 03h	Bank 2, index 04h
AUXFANOUT0	Bank 3, index 01h bit[7:0]	Bank 3, index 02h Bit[2:0]	Bank 3, index 06h	Bank 3, index 05h	Bank 3, Index 00h, bit7	Bank 3, index 07h	Bank 3, index 03h	Bank 3, index 04h
AUXFANOUT1	Bank 8, index 01h bit[7:0]	Bank 8, index 02h Bit[2:0]	Bank 8, index 06h	Bank 8, index 05h	Bank 8, Index 00h, bit7	Bank 8, index 07h	Bank 8, index 03h	Bank 8, index 04h
AUXFANOUT2	Bank 9, index 01h bit[7:0]	Bank 9, index 02h Bit[2:0]	Bank 9, index 06h	Bank 9, index 05h	Bank 9, Index 00h, bit7	Bank 9, index 07h	Bank 9, index 03h	Bank 9, index 04h
THERMAL CRUISE MODE	CRITICAL TEMPERATURE	ENABLE THERMAL CRUISE MODE						
SYSFANOUT	Bank 1, index 35h	Bank 1, Index 02h, bit[7:4] = 01h						
CPUFANOUT	Bank 2, Index 35h	Bank 2, Index 02h, bit[7:4] = 01h						
AUXFANOUT0	Bank 3, Index 35h	Bank 3, Index 02h, bit[7:4] = 01h						
AUXFANOUT1	Bank 8, Index 35h	Bank 8, Index 02h, bit[7:4] = 01h						
AUXFANOUT2	Bank 9, Index 35h	Bank 9, Index 02h, bit[7:4] = 01h						

Table 8-3 Relative Registers – at Speed CruiseTM Mode

SPEED CRUISE MODE	TARGET-SPEED COUNT_L	TARGET-SPEED COUNT_H	TOLERANCE_L	TOLERANCE2_H	STEP- UP TIME	STEP- DOWN TIME	ENABLE SPEED CRUISE MODE
SYSFANOUT	Bank 1, Index 01h	Bank 1, Index 0C	Bank 1, Index 02	Bank 1, Index 0C	Bank 1, Index 03h	Bank 1, Index 04h	Bank 1, Index 02h

SPEED CRUISE MODE	TARGET-SPEED COUNT_L	TARGET-SPEED COUNT_H	TOLERANCE_L	TOLERANCE2_H	STEP- UP TIME	STEP-DOWN TIME	ENABLE SPEED CRUISE MODE
		bit[3:0]	bit[2:0]	bit[6:4]			bit[7:4] = 02h
CPUFANOUT	Bank 2, Index 01h bit[3:0]	Bank 2, Index 0C bit[2:0]	Bank 2, Index 02 bit[6:4]	Bank 2, Index 0C bit[3:0]	Bank 2, Index 03h	Bank 2, Index 04h	Bank 2, Index 02h bit[7:4] = 02h
AUXFANOUT0	Bank 3, Index 01h bit[3:0]	Bank 3, Index 0C bit[2:0]	Bank 3, Index 02 bit[6:4]	Bank 3, Index 0C bit[3:0]	Bank 3, Index 03h	Bank 3, Index 04h	Bank 3, Index 02h bit[7:4] = 02h
AUXFANOUT1	Bank 8, Index 01h bit[3:0]	Bank 8, Index 0C bit[2:0]	Bank 8, Index 02 bit[6:4]	Bank 8, Index 0C bit[3:0]	Bank 8, Index 03h	Bank 8, Index 04h	Bank 8, Index 02h bit[7:4] = 02h
AUXFANOUT2	Bank 9, Index 01h bit[3:0]	Bank 9, Index 0C bit[2:0]	Bank 9, Index 02 bit[6:4]	Bank 9, Index 0C bit[3:0]	Bank 9, Index 03h	Bank 9, Index 04h	Bank 9, Index 02h bit[7:4] = 02h

## 8.9 SMART FAN™ IV & Close Loop Fan Control Mode

SMART FAN™ IV and Close Loop Fan Control Mode offer 3 slopes to control the fan speed.

Set **Critical Temperature**, **Bank1 Index 35<sub>HEX</sub>**, **Bank2 Index 35<sub>HEX</sub>**, **Bank3 Index 35<sub>HEX</sub>**,  
**, Bank8 Index 35<sub>HEX</sub>, Bank9 Index 35<sub>HEX</sub>**.

- Set the **Relative Register-at SMART FAN™ IV Control Mode Table**  
If fan control mode is set as Close Loop Fan Control, the unit step is 50RPM. So the maximum controllable RPM is 50\*255=12,750RPM.
- Set **Tolerance of Target Temperature**, **Bank1 Index 02<sub>HEX</sub> bit[2:0]**. **Bank2 Index 02<sub>HEX</sub> bit[2:0]**. **Bank3 Index 02<sub>HEX</sub> bit[2:0]**, **Bank8 Index 02<sub>HEX</sub> bit[2:0]**, **Bank9 Index 02<sub>HEX</sub> bit[2:0]**.

The 3 slopes can be obtained by setting FanDuty1/RPM1~FanDuty4/RPM4 and T1~T4 through the registers. When the temperature rises, FAN Output will calculate the target FanDuty/RPM based on the current slope. For example, assuming Tx is the current temperature and Ty is the target, then

The slope:

$$X_2 = \frac{(FanDuty3 / RPM3) - (FanDuty2 / RPM2)}{(T3 - T2)}$$

Fan Output:

$$Target\ FanDuty\ or\ RPM = (FanDuty2\ or\ RPM2) + (Tx - T2) \cdot X_2$$




Figure 8-15 SMART FAN™ IV &amp; Close Loop Fan Control Mechanism

Table 8-4 Relative Register-at SMART FAN™ IV Control Mode

DESCRIPTION	T1	T2	T3	T4
SYSFANOUT	Bank 1, Index 21h	Bank 1, Index 22h	Bank 1, Index 23h	Bank 1, Index 24h
CPUFANOUT	Bank 2, Index 21h	Bank 2, Index 22h	Bank 2, Index 23h	Bank 2, Index 24h
AUXFANOUT0	Bank 3, Index 21h	Bank 3, Index 22h	Bank 3, Index 23h	Bank 3, Index 24h
AUXFANOUT1	Bank 8, Index 21h	Bank 8, Index 22h	Bank 8, Index 23h	Bank 8, Index 24h
AUXFANOUT2	Bank 9, Index 21h	Bank 9, Index 22h	Bank 9, Index 23h	Bank 9, Index 24h
DESCRIPTION	FD1/PWM1	FD2/PWM2	FD3/PWM3	FD4/PWM4
SYSFANOUT	Bank 1, Index 27h	Bank 1, Index 28h	Bank 1, Index 29h	Bank 1, Index 2Ah
CPUFANOUT	Bank 2, Index 27h	Bank 2, Index 28h	Bank 2, Index 29h	Bank 2, Index 2Ah
AUXFANOUT0	Bank 3, Index 27h	Bank 3, Index 28h	Bank 3, Index 29h	Bank 3, Index 2Ah
AUXFANOUT1	Bank 8, Index 27h	Bank 8, Index 28h	Bank 8, Index 29h	Bank 8, Index 2Ah
AUXFANOUT2	Bank 9, Index 27h	Bank 9, Index 28h	Bank 9, Index 29h	Bank 9, Index 2Ah

DESCRIPTION	STEP- UP TIME	STEP- DOWN TIME	Enable SMART FAN IV	ENABLE FANOUT STEP	ENABLE CRITICAL DUTY	CRITICAL DUTY
SYSFANOUT	Bank 1, index 03h	Bank 1, index 04h	Bank 1, Index 02h bit[7:4] = 04h	Bank 1, Index 20h, Bit0	Bank 1, Index 36h, Bit0	Bank 1, index 37h
CPUFANOUT	Bank 2, index 03h	Bank 2, index 04h	Bank 2, Index 02h bit[7:4] = 04h	Bank 2, Index 20h, Bit0	Bank 2, Index 36h, Bit0	Bank 2, index 37h
AUXFANOUT0	Bank 3, index 03h	Bank 3, index 04h	Bank 3, Index 02h bit[7:4] = 04h	Bank 3, Index 20h, Bit0	Bank 3, Index 36h, Bit0	Bank 3, index 37h
AUXFANOUT1	Bank 8, Index 03h	Bank 9, Index 04h	Bank 8, Index 02h bit[7:4] = 04h	Bank 8, Index 20h, Bit0	Bank 8, Index 36h, Bit0	Bank 8, index 37h
AUXFANOUT2	Bank 9, Index 03h	Bank 9, Index 04h	Bank 9, Index 02h bit[7:4] = 04h	Bank 9, Index 20h, Bit0	Bank 9, Index 36h, Bit0	Bank 9, index 37h

DESCRIPTION	CRITICAL TEMPERATURE	CRITICAL TOLERANCE	TEMPERATURE TOLERANCE	ENABLE RPM MODE	RPM TOLERANCE	ENABLE RPM HIGH MODE
SYSFANOUT	Bank 1, Index 35h	Bank 1, Index 38h, bit[2:0]	Bank 1, Index 02h, bit[2:0]	Bank 6, Index 00h, Bit0	Bank 6, index 01h	Bank 6, Index 06h, Bit0
CPUFANOUT	Bank 2, Index 35h	Bank 2, Index 38h, bit[2:0]	Bank 2, Index 02h, bit[2:0]	Bank 6, Index 00h, Bit1	Bank 6, index 02h	Bank 6, Index 06h, Bit1
AUXFANOUT0	Bank 3, Index 35h	Bank 3, Index 38h, bit[2:0]	Bank 3, Index 02h, bit[2:0]	Bank 6, Index 00h, Bit2	Bank 6, index 03h	Bank 6, Index 06h, Bit2
AUXFANOUT1	Bank 8, Index 35h	Bank 8, Index 38h, bit[2:0]	Bank 8, Index 02h, bit[2:0]	Bank 6, Index 00h, Bit3	Bank 6, index 04h	Bank 6, Index 06h, Bit3
AUXFANOUT2	Bank 9, Index 35h	Bank 9, Index 38h, bit[2:0]	Bank 9, Index 02h, bit[2:0]	Bank 6, Index 00h, Bit4	Bank 6, index 05h	Bank 6, Index 06h, Bit4




Figure 8-16 Fan Control Duty Mode Programming Flow




Figure 8-17 Close-Loop Fan Control RPM mode Programming Flow

### 8.9.1 Step Up Time / Step Down Time

SMART FAN™ IV is designed for the smooth operation of the fan. The Up Time / Down Time register defines the time interval between successive duty increases or decreases. If this value is set too small, the fan will not have enough time to speed up after tuning the duty and sometimes may result in unstable fan speed. On the other hand, if Up Time / Down Time is set too large, the fan may not work fast enough to dissipate the heat.

### 8.9.2 Fan Output Step

The “Fanout Step” itself is separately specified in Bank1 Index20h bit0 for SYSFANOUT, Bank2 Index20h bit0 for CPUFANOUT, Bank3 Index20h bit0 for AUXFANOUT0, Bank8 Index20h bit0 for AUXFANOUT1 and Bank9 Index20h bit0 for AUXFANOUT2.

This example for Fanout Step exposition:

CPUFANOUTPUT VALUE




Figure 8-18 CPUFAN SMART FAN™ IV Table Parameters Figure




Figure 8-19 Fanout Step Relation of CPUFANOUT

### 8.9.3 Revolution Pulse Selection

The NCT6779D supports four RPM output of the pulses selection function for different type of FAN which has the character of different pulses per revolution. The others could be set by HM register at Bank6, Index44, Bit1-0 for SYSFANIN; Index45, Bit1-0 for CPUFANIN; Index46, Bit1-0 for AUXFANIN0; Index47, Bit1-0 for AUXFANIN1 and Index48, Bit1-0 for AUXFANIN2. All default value of pulse selection registers are 2 pulses of one revolution.

Setting description for “Pulse Selection Bits”:

- 00:** 4 pulses per revolution
- 01:** 1 pulse per revolution
- 10:** 2 pulses per revolution (default)
- 11:** 3 pulses per revolution

### 8.9.4 Weight Value Control

The NCT6779D supports weight value control for fan duty output. By register configuration, the results of weight value circuit can be added to the fan duty of SMART FAN™ I or IV and output to the fan. Take CPUFANOUT for example, if SMART FAN™ IV is selected, CPUTIN is the temperature source, and weight value control is enabled, SMART FAN™ IV will calculate the output duty, and weight value circuit will calculate the corresponding weight value based on SYSTIN. As the SYSTIN temperature rises, its corresponding weight value increases. Then, the two values will be summed up and output to CPU fan. In other words, the CPU fan duty is affected not only by the CPUTIN but also the SYSTIN temperature.

Figure 8-20 SYS TEMP and Weight Value Relations shows the relation between the SYSTIN temperature and the weight value. Tolerance setup is offered on each change point to avoid weight value fluctuation resulted from SYSTIN temperature change. The weight value will increase by one weight value step only when the SYSTIN

temperature is higher than the point value plus tolerance. Likewise, the weight value decreases by one weight value step only when the SYSTIN temperature is lower than the point value minus tolerance.

Notes : This relative register should not be zero and not support negative temperature.




Figure 8-20 SYS TEMP and Weight Value Relations

Table 8-5 Relative Register-at Weight Value Control

DESCRIPTION	ENABLE WEIGHT MODE	WEIGHT TEMPERATURE SOURCE SELECT
SYSFANOUT	Bank 1, Index 39h, bit7	Bank 1, Index 39h, bit[4:0]
CPUFANOUT	Bank 2, Index 39h, bit7	Bank 2, Index 39h, bit[4:0]
AUXFANOUT0	Bank 3, Index 39h, bit7	Bank 3, Index 39h, bit[4:0]
AUXFANOUT1	Bank 8, Index 39h, bit7	Bank 8, Index 39h, bit[4:0]
AUXFANOUT2	Bank 9, Index 39h, bit7	Bank 9, Index 39h, bit[4:0]

DESCRIPTION	TEMP BASE	DUTY BASE	TEMP STEP	TEMP STEP TOLERANCE	WEIGHT STEP
SYSFANOUT	Bank 1, Index 3Dh	Bank 1, Index 3Eh	Bank 1, Index 3Ah	Bank 1, Index 3Bh	Bank 1, Index 3Ch

DESCRIPTION	TEMP BASE	DUTY BASE	TEMP STEP	TEMP STEP TOLERANCE	WEIGHT STEP
CPUFANOUT	Bank 2, Index 3Dh	Bank 2, Index 3Eh	Bank 2, Index 3Ah	Bank 2, Index 3Bh	Bank 2, Index 3Ch
AUXFANOUT0	Bank 3, Index 3Dh	Bank 3, Index 3Eh	Bank 3, Index 3Ah	Bank 3, Index 3Bh	Bank 3, Index 3Ch
AUXFANOUT1	Bank 8, Index 3Dh	Bank 8, Index 3Eh	Bank 8, Index 3Ah	Bank 8, Index 3Bh	Bank 8, Index 3Ch
AUXFANOUT2	Bank 9, Index 3Dh	Bank 9, Index 3Eh	Bank 9, Index 3Ah	Bank 9, Index 3Bh	Bank 9, Index 3Ch




Figure 8-21 Fan Control Weighting Duty Mode Programming Flow

## 8.10 Alert and Interrupt

NCT6779D supports 6 Temperature Sensors for interrupt detection depending on selective monitor temperature source.

	<b>SMIOVT1</b>	<b>SMIOVT2</b>
<b>Temperature source select</b>	Bank6, index21 bit[4:0]  default: SYSTIN	Bank6, index22 bit[4:0]  default: CPUTIN
<b>Temperature reading (2's complement)</b>	Bank0, index27	Bank1, index50 & index51 bit7
<b>Temperature High Limit</b>	Bank0, index39	Bank1, index55 & index56 bit7
<b>Temperature Low Limit</b>	Bank0, index3A	Bank1, index53 & index54 bit7


SMIOVT Relative Temperature Registers

### 8.10.1 SMI# Interrupt Mode

The SMI#/OVT# pin (pin.128) is a multi-function pin. It can be in HM\_SMI# mode or in OVT# mode by setting Configuration Register CR24h, bit 2. In HM\_SMI# mode, it can monitor voltages, fan counts, or temperatures.

### 8.10.2 Voltage SMI# Mode

The SMI# pin can create an interrupt if a voltage exceeds a specified high limit or falls below a specified low limit. This interrupt must be reset by reading all the interrupt status registers, or subsequent events do not generate interrupts. This mode is illustrated in the following figure.



\*Interrupt Reset when Interrupt Status Registers are read

Figure 8-22 SMI Mode of Voltage and Fan Inputs

### 8.10.3 Fan SMI# Mode

The SMI# pin can create an interrupt if a fan count crosses a specified fan limit (rises above it or falls below it). This interrupt must be reset by reading all the interrupt status registers, or subsequent events do not generate interrupts. This mode is illustrated in the figure above.

### 8.10.4 Temperature SMI# Mode

The SMI# pin can create interrupts that depend on the temperatures measured by SYSTIN, CPUTIN, and AUXTIN. These interrupts are divided into two parts, one for SYSTIN and the other for CPUTIN / AUXTIN.

#### 8.10.4.1 Temperature Sensor 1 SMI# Interrupt (Default: SYSTIN)

The SMI# pin has four interrupt modes with Temperature Sensor 1.

##### (1) Shut-down Interrupt Mode

This mode is enabled by setting Bank0 Index 40h, bit 4 to one.

In this mode, the SMI# pin can create an interrupt when the current temperature rises above  $T_{OL}$  or Shut-down mode high limit temperature, and when the current temperature falls below  $T_{HYST}$  or Shut-down mode low limit temperature. Once the temperature rises above  $T_{OL}$ , however, and generates an interrupt, this mode does not generate additional interrupts, even if the temperature remains above  $T_{OL}$ , until the temperature falls below  $T_{HYST}$ . This interrupt must be reset by reading all the interrupt status registers, or subsequent events do not generate interrupts, except the first time current temperature rises above Shut-down mode high limit temperature. This is illustrated in the following figure.




Figure 8-23 Shut-down Interrupt Mode

##### (2) Comparator Interrupt Mode

This mode is enabled by setting  $T_{HYST}$  (Temperature Hysteresis) to 127°C. This mode is enabled by setting Bank0 Index 40h, bit 4 to 0.

In this mode, the SMI# pin can create an interrupt as long as the current temperature exceeds  $T_O$  (Over Temperature). This interrupt can be reset by reading all the interrupt status registers, or subsequent events do not generate interrupts. If the interrupt is reset, the SMI# pin continues to create interrupts until the temperature goes below  $T_O$ . This is illustrated in the figure below.




Figure 8-24 SMI Mode of SYSTIN I

### (3) Two-Times Interrupt Mode


This mode is enabled by setting  $T_{HYST}$  (Temperature Hysteresis) lower than  $T_O$  and setting Bank0 Index 4Ch, bit 5 to zero. This mode is enabled by setting Bank0 Index 40h, bit 4 to 0.

In this mode, the SMI# pin can create an interrupt when the current temperature rises above  $T_O$  or when the current temperature falls below  $T_{HYST}$ . Once the temperature rises above  $T_O$ , however, and generates an interrupt, this mode does not generate additional interrupts, even if the temperature remains above  $T_O$ , until the temperature falls below  $T_{HYST}$ . This interrupt must be reset by reading all the interrupt status registers, or subsequent events do not generate interrupts. This is illustrated in the figure above.

### Figure 3- One-Time Interrupt Mode

This mode is enabled by setting  $T_{HYST}$  (Temperature Hysteresis) lower than  $T_O$  and setting Bank0 Index 4Ch, bit 5 to one. This mode is enabled by setting Bank0 Index 40h, bit 4 to 0.

In this mode, the SMI# pin can create an interrupt when the current temperature rises above  $T_O$ . Once the temperature rises above  $T_O$ , however, and generates an interrupt, this mode does not generate additional interrupts, even if the temperature remains above  $T_O$ , until the temperature falls below  $T_{HYST}$ . This interrupt must be reset by reading all the interrupt status registers, or subsequent events do not generate interrupts. This is illustrated in the following figure.



\*Interrupt Reset when Interrupt Status Registers are read

### One-Time Interrupt Mode

Figure 8-25 SMI Mode of SYSTIN II

#### 8.10.4.2. SMI# Interrupt of Temperature Sensor 2 (Default: CPUTIN) and Temperature Sensor 3 (Default: AUXTIN) and Temperature Sensor 4 (Default: SYSTIN) and Temperature Sensor 5 (Default: SYSTIN) and Temperature Sensor 6 (Default: SYSTIN).

The SMI# pin has 3 interrupt modes with Temperature Sensor 2~6.

##### (1) Shut-down Interrupt Mode

This mode is enabled by Bank0 Index 40h, bit5 to one for Temperature Sensor 2; Bank0 Index 40h, bit6 to one for Temperature Sensor 3; Bank6 Index 74h, bit1 to one for Temperature Sensor 4; Bank6 Index 79h, bit1 to one for Temperature Sensor 5 and Bank6 Index 7Eh, bit1 to one for Temperature Sensor 6.

In this mode, the SMI# pin can create an interrupt when the current temperature rises above  $T_{OL}$  or Shut-down mode high limit temperature, and when the current temperature falls below  $T_{HYST}$  or Shut-down mode low limit temperature. Once the temperature rises above  $T_{OL}$ , however, and generates an interrupt, this mode does not generate additional interrupts, even if the temperature remains above  $T_{OL}$ , until the temperature falls below  $T_{HYST}$ . This interrupt must be reset by reading all the interrupt status registers, or subsequent events do not generate interrupts, except the first time current temperature rises above Shut-down mode high limit temperature. This is illustrated in the following figure.




Figure 8-26 Shut-down Interrupt Mode

##### (2) Comparator Interrupt Mode

This mode is enabled by setting Bank0 Index 4Ch, bit 6, to one.

In this mode, the SMI# pin can create an interrupt when the current temperature exceeds  $T_O$  (Over Temperature) and continues to create interrupts until the temperature falls below  $T_{HYST}$ . This interrupt can be reset by reading all the interrupt status registers, or subsequent events do not generate interrupts. This is illustrated in the figure below.




Figure 8-27 SMI Mode of CPUTIN

### (3) Two-Times Interrupt Mode

This mode is enabled by setting Bank0 Index 4Ch, bit 6, to zero.

In this mode, the SMI# pin can create an interrupt when the current temperature rises above  $T_O$  or when the current temperature falls below  $T_{HYST}$ . Once the temperature rises above  $T_O$ , however, and generates an interrupt, this mode does not generate additional interrupts, even if the temperature remains above  $T_O$ , until the temperature falls below  $T_{HYST}$ . This interrupt must be reset by reading all the interrupt status registers, or subsequent events do not generate interrupts. This is illustrated in the figure above.

Table 8-6 Relative Register of SMI functions

	<b>SHUTDOWN MODE</b>	<b>COMPARATOR MODE</b>	<b>TWO-TIME INTERRUPT MODE</b>	<b>ONE-TIME INTERRUPT MODE</b>
SMIOVT1	Bank0,Index40_Bit4 (EN_WS=1) Bank0,Index43_Bit4(TIN=0) Bank0,Index46_Bit3 (Shut = 0)	Bank0,Index43_Bit4 (TIN=0) Bank0,Index3A (Thyst = 8'h7F)	Bank0,Index43_Bit4 (TIN=0) Bank0,Index4C_Bit5 (EN_T1_One = 0)	Bank0,Index43_Bit4 Bank0,Index4C_Bit5
SMIOVT2	Bank0,Index40_Bit5 (EN_WS=1) Bank0,Index43_Bit5(TIN=0) Bank0,Index46_Bit 4 (Shut = 0)	Bank0,Index43_Bit5 (TIN=0) Bank0,Index4C_Bit6 (T2T3_INT=1)	Bank0,Index43_Bit5(TIN=0) Bank0,Index4C_Bit6 (T2T3_INT=0)	


Table 8-7 Relative Register of OVT functions

SMIOVT1	SMIOVT2
<b>Bank0,Index18_Bit6=0</b> (Enable OVT output)	<b>Bank1, Index52_Bit0</b>
<b>Bank0,Index18_Bit4</b> <b>0:</b> Comparator Mode (def.) <b>1:</b> Interrupt Mode	<b>0:</b> Start to monitor the source of SMIOVT2 temperature. <b>1:</b> Stop monitoring the source of SMIOVT2 temperature.
<b>Bank0, Index18_Bit0</b> <b>0:</b> Start to monitor the source of SMIOVT1 temperature. <b>1:</b> Stop monitoring the source of SMIOVT1 temperature.	<b>Bank 0, Index4C_Bit 3</b> <b>0:</b> Disable SMIOVT2 temperature sensor over temperature output <b>1:</b> Enable SMIOVT2 temperature sensor over temperature output
	<b>Bank 1, Index52_Bit 1</b> <b>0:</b> Comparator Mode <b>1:</b> Interrupt Mode
	<b>Bank 1, Index52_Bit 3~4</b> Number of faults to detect before setting OVT# output.

### 8.10.5 OVT# Interrupt Mode

The SMI#/OVT# pin is a multi-function pin. It can be in SMI# mode or in OVT# mode by setting Configuration Register CR[24h], bit 2 to one or zero, respectively. In OVT# mode, it can monitor temperatures, and OVT pin could be enabled to OVT output by Bank0 Index 18h, bit 6 for Temperature Sensor 1(default: SYSTIN); Bank1 Index 52h, bit 1 for Temperature Sensor 2(default: CPUTIN); Bank2 Index 52h, bit1 for Temperature Sensor 3(default: AUXTIN); Bank6 Index 28h, bit1 for Temperature Sensor 4(default: SYSTIN); Bank6 Index 29h, bit1 for Temperature Sensor 5(default: SYSTIN)and Bank6 Index 2Ah, bit1 for Temperature Sensor 6(default: SYSTIN).

The OVT# pin has two interrupt modes, comparator and interrupt. The modes are illustrated in this figure.



\*Interrupt Reset when Temperature sensor registers are read

Figure 8-28 OVT# Modes of Temperature Inputs

If Bank0 Index 18h, bit 4, is set to zero, the OVT# pin is in comparator mode. In comparator mode, the OVT# pin can create an interrupt once the current temperature exceeds  $T_O$  and continues to create interrupts until the temperature falls below  $T_{HYST}$ . The OVT# pin is asserted once the temperature has exceeded  $T_O$  and has not yet fallen below  $T_{HYST}$ .

If Bank0 Index 18h, bit 4, is set to one, the OVT# pin is in interrupt mode. In interrupt mode, the OVT# pin can create an interrupt once the current temperature rises above  $T_O$  or when the temperature falls below  $T_{HYST}$ . Once the temperature rises above  $T_O$ , however, and generates an interrupt, this mode does not generate additional interrupts, even if the temperature remains above  $T_O$ , until the temperature falls below  $T_{HYST}$ . This interrupt must be reset by reading all the interrupt status registers. The OVT# pin is asserted when an interrupt is generated and remains asserted until the interrupt is reset.

#### 8.10.6 Caseopen Detection

The purpose of Caseopen function is used to detect whether the computer case has been opened and possibly tampered with. This feature must function even when there is no 3VSB power. Consequently, the power source for the circuit is from either Pin 99 (VBAT) or Pin 85 (3VSB). 3VSB is the default power source. If there is no 3VSB power, the power source is VBAT. This is designed to save power consumption of the battery.

When the case is closed, CASEOPEN0# or CASEOPEN1# must be pulled high by an externally pulled-up  $2M\Omega$  resistor that is connected to VBAT (pin 99). When the case is opened, CASEOPEN0# or CASEOPEN1# will be switched from high to low. Meanwhile, the detection circuit inside the IC latches the signal. As a result, the interrupt status and the real-time status can be read at the registers next time when the computer is powered. The CASEOPEN0# status will not be cleared unless CR[46h], bit 7, or CR[E6h] bit 5 at Logical Device A is set to "1" first and then to "0". The CASEOPEN1# status will not be cleared unless CR[46h], bit 6, or CR[Eeh] bit 0 at Logical Device A is set to "1" first and then to "0".




Figure 8-29 Caseopen Mechanism

## 8.11 Power Measurement




Figure 8-30 Power measurement architecture

This function will detect the voltage from current measurement IC on board and calculate the current and power. Fig 8.30 is the architecture.  $Vin3 = Power\_V \times \frac{R1}{R1 + R2}$  and  $Vin1 = Is \times Rs \times Gm \times RL2$  could not over 2.048. We suggest the ratio  $\frac{R1}{R1 + R2} = \frac{1}{15}$ .

	HM Register	Note
<b>Is</b>	Bank4 Index 60h & Index 61h	Calculate by IO
<b>POWER</b>	Bank4 Index 62h & Index 63h	Calculate by IO
<b>VIN</b>	Bank4 Index 64h	Given by user
<b>Rre</b>	Bank4 Index 65h	Given by user Rreg=Rs*RL2*Gm
<b>Reg_Ration_K</b>	Bank4 Index 66h	Given by user Reg_Ration_K = (R1+R2)/(R1)
<b>Power_Volt_En</b>	Bank4 Index 66h	Given by user
<b>POWER_V</b>	Bank4 Index 67h	Calculate by IO or given by user depend on Power_Volt_En
<b>Vin1</b>	Bank0 Index 24h	Measure by IO

## 9. HARDWARE MONITOR REGISTER SET

The base address of the Address Port and Data Port is specified in registers CR[60h] and CR[61h] of Logical Device B, the hardware monitor device. CR[60h] is the high byte, and CR[61h] is the low byte. The Address Port and Data Port are located at the base address, plus 5h and 6h, respectively. For example, if CR[60h] is 02h and CR[61h] is 90h, the Address Port is at 0x295h, and the Data Port is at 0x296h.

Remember that this access is from the host CPU I/O address range. To conserve space in the crowded CPU I/O addresses, many of the hardware monitor registers are “banked” with the bank number located at Bank0, index 04Eh.

### 9.1 Address Port (Port x5h)

Attribute: Bit 6:0 Read/Write , Bit 7: Reserved

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	DATA							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7	<b>RESERVED.</b>							
6-0	<b>READ/WRITE.</b>							

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved (Power On default 0)	Address Pointer (Power On default 00h)						
	A6	A5	A4	A3	A2	A1	A0

### 9.2 Data Port (Port x6h)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	DATA							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	Data to be read from or to be written to Value RAM and Register.							

### 9.3 SYSFANOUT PWM Output Frequency Configuration Register – Index 00h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PWM_CLK_SEL1	PWM_SCALE1						
DEFAULT	0	0	0	0	0	1	0	0

The register is meaningful only when SYSFANOUT is programmed for PWM output (i.e., Bank0, Index 04h, bit 0 is 0).

BIT	DESCRIPTION
7	<b>PWM_CLK_SEL1. SYSFANOUT PWM Input Clock Source Select.</b> This bit selects the clock source for PWM output frequency. Refer the Divisor table.
6-0	<b>PWM_SCALE1. SYSFANOUT PWM Pre-Scale divider.</b> The clock source for PWM output is divided by this seven-bit value to calculate the actual PWM output frequency. Refer the Divisor table.

The clock source selected by CKSEL will be divided by the divisor and used as a fan PWM output frequency.

If CKSEL equals 0, then the output clock is simply equal to **93.9/ (Divisor[6:0]+1) KHz**

MappedDivisor depends on **Divisor[6:0]** and is described in the table below.

Divisor[6:0]	Mapped Divisor	Output Frequency	Divisor[6:0]	Mapped Divisor	Output Frequency
0000000	1	93.9KHz			
0000001	2	46.95KHz			
0000010	3	31.3KHz			
0000011	4	23.47KHz			
0000100	5	18.78KHz	0001111	16	5.86KHz
0000101	6	15.65KHz	0011111	32	2.93KHz
0000110	7	13.41KHz	0111111	64	1.46KHz
0000111	8	11.73KHz	1111111	128	734Hz

If CKSEL equals 1, then the output clock is simply equal to **1008/ Mapped Divisor Hz**

MappedDivisor depends on **Divisor[3:0]** and is described in the table below.

Divisor[3:0]	Mapped Divisor	Output Frequency	Divisor[3:0]	Mapped Divisor	Output Frequency
0000	1	1008Hz	1000	12	84Hz
0001	2	504Hz	1001	16	63Hz
0010	3	336Hz	1010	32	31.5Hz
0011	4	252Hz	1011	64	15.75Hz
0100	5	201Hz	1100	128	7.875Hz
0101	6	168Hz	1101	256	3.94Hz
0110	7	144Hz	1110	512	1.97Hz
0111	8	126Hz	1111	1024	0.98Hz

#### 9.4 SYSFANOUT Output Value Select Register – Index 01h (Bank 0)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Value							
DEFAULT	7Fh							

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output (Bank0, Index 04h, bit 0 is 0)	DESCRIPTION	The PWM duty cycle is equal to this eight-bit value, divided by 255, times 100%. FFh creates a duty cycle of 100%, and 00h creates a duty cycle of 0%.							
DC Voltage Output Bank0, Index 04h, bit 0 is 1)	DESCRIPTION	SYSFANOUT voltage control. The output voltage is calculated according to this equation. $\text{OUTPUT Voltage} = V_{ref} * \frac{FANOUT}{64}$ Note. VREF is approx 2.048V.						Reserved	
This register could be programmed by Bank1, Index 09									

#### 9.5 CPUFANOUT PWM Output Frequency Configuration Register – Index 02h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PWM_SCALE2							
DEFAULT	0	0	0	0	0	1	0	0

The register is meaningful only when CPUFANOUT is programmed for PWM output.

BIT	DESCRIPTION
7	<b>PWM_CLK_SEL2. CPUFANOUT PWM Input Clock Source Select.</b> This bit selects the clock source for the PWM output. Refer the Divisor table.
6-0	<b>PWM_SCALE2. CPUFANOUT PWM Pre-Scale divider.</b> The clock source for PWM output is divided by this seven-bit value to calculate the actual PWM output frequency. Refer the Divisor table.

The clock source selected by CKSEL will be divided by the divisor and used as a fan PWM output frequency.

If CKSEL equals 0, then the output clock is simply equal to **93.9/(Divisor[6:0]+1) KHz**

MappedDivisor depends on **Divisor[6:0]** and is described in the table below.

Divisor[6:0]	Mapped Divisor	Output Frequency	Divisor[6:0]	Mapped Divisor	Output Frequency
0000000	1	93.9KHz			
0000001	2	46.95KHz			
0000010	3	31.3KHz			

Divisor[6:0]	Mapped Divisor	Output Frequency	Divisor[6:0]	Mapped Divisor	Output Frequency
0000011	4	23.47KHz			
0000100	5	18.78KHz	0001111	16	5.86KHz
0000101	6	15.65KHz	0011111	32	2.93KHz
0000110	7	13.41KHz	0111111	64	1.46KHz
0000111	8	11.73KHz	1111111	128	734Hz

If CKSEL equals 1, then the output clock is simply equal to **1008/ Mapped Divisor Hz**

MappedDivisor depends on **Divisor[3:0]** and is described in the table below.

Divisor[3:0]	Mapped Divisor	Output Frequency	Divisor[3:0]	Mapped Divisor	Output Frequency
0000	1	1008Hz	1000	12	84Hz
0001	2	504Hz	1001	16	63Hz
0010	3	336Hz	1010	32	31.5Hz
0011	4	252Hz	1011	64	15.75Hz
0100	5	201Hz	1100	128	7.875Hz
0101	6	168Hz	1101	256	3.94Hz
0110	7	144Hz	1110	512	1.97Hz
0111	8	126Hz	1111	1024	0.98Hz

## 9.6 CPUFANOUT Output Value Select Register – Index 03h (Bank 0)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT Value							
DEFAULT	7Fh							

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output	DESCRIPTION	CPUFANOUT PWM Duty. The PWM duty cycle is equal to this 8-bit value, divided by 255, times 100%. FFh creates a duty cycle of 100%, and creates a duty cycle of 0%.							
This register could be programmed by Bank2, Index 09									

## 9.7 SYSFANOUT Configuration Register I – Index 04h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED							
DEFAULT	0	0	0	0	0	0	0	1

BIT	DESCRIPTION
7-1	Reserved.
0	SYSFANOUT Output Mode Selection.

BIT	DESCRIPTION
	0: SYSFANOUT pin produces a PWM duty cycle output.
	1: SYSFANOUT pin produces DC output. <b>(Default)</b>

## 9.8 Reserved Register – Index 05h ~ 0Fh (Bank 0)

## 9.9 AUXFANOUT0 PWM Output Frequency Configuration Register – Index 10h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PWM_CLK_SEL3	PWM_SCALE3						
DEFAULT	0	0	0	0	0	1	0	0

This register is only meaningful when AUXFANOUT0 is programmed for PWM output.

BIT	DESCRIPTION
7	<b>PWM_CLK_SEL3. AUXFANOUT0 PWM Input Clock Source Select.</b> This bit selects the clock source of PWM output frequency. Refer the Divisor table.
6-0	<b>PWM_CLK_SCALE3. AUXFANOUT0 PWM Pre-Scale divider.</b> The clock source for PWM output is divided by this seven-bit value to calculate the actual PWM output frequency. Refer the Divisor table.

The clock source selected by CKSEL will be divided by the divisor and used as a fan PWM output frequency.

If CKSEL equals 0, then the output clock is simply equal to **93.9/ (Divisor[6:0]+1) KHz**

MappedDivisor depends on **Divisor[6:0]** and is described in the table below.

Divisor[6:0]	Mapped Divisor	Output Frequency	Divisor[6:0]	Mapped Divisor	Output Frequency
0000000	1	93.9KHz			
0000001	2	46.95KHz			
0000010	3	31.3KHz			
0000011	4	23.47KHz			
0000100	5	18.78KHz	0001111	16	5.86KHz
0000101	6	15.65KHz	0011111	32	2.93KHz
0000110	7	13.41KHz	0111111	64	1.46KHz
0000111	8	11.73KHz	1111111	128	734Hz

If CKSEL equals 1, then the output clock is simply equal to **1008/ Mapped Divisor Hz**

MappedDivisor depends on **Divisor[3:0]** and is described in the table below.

Divisor[3:0]	Mapped Divisor	Output Frequency	Divisor[3:0]	Mapped Divisor	Output Frequency
0000	1	1008Hz	1000	12	84Hz
0001	2	504Hz	1001	16	63Hz
0010	3	336Hz	1010	32	31.5Hz
0011	4	252Hz	1011	64	15.75Hz
0100	5	201Hz	1100	128	7.875Hz

Divisor[3:0]	Mapped Divisor	Output Frequency	Divisor[3:0]	Mapped Divisor	Output Frequency
0101	6	168Hz	1101	256	3.94Hz
0110	7	144Hz	1110	512	1.97Hz
0111	8	126Hz	1111	1024	0.98Hz

### 9.10 AUXFANOUT0 Output Value Select Register – Index 11h (Bank 0)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Value							
DEFAULT	FFh							

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output	DESCRIPTION	AUXFANOUT0 PWM Duty Cycle. The PWM duty cycle is equal to this 8-bit value, divided by 255, times 100%. FFh creates a duty cycle of 100%, and 00h creates a duty cycle of 0%.							
This register could be programmed by Bank3, Index 09									

### 9.11 AUXFANOUT1 PWM Output Frequency Configuration Register – Index 12h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PWM_CLK_SEL4							
DEFAULT	0	0	0	0	0	1	0	0

This register is only meaningful when AUXFANOUT1 is programmed for PWM output.

BIT	DESCRIPTION
7	<b>PWM_CLK_SEL4. AUXFANOUT1 PWM Input Clock Source Select.</b> This bit selects the clock source of PWM output frequency. Refer the Divisor table.
6-0	<b>PWM_CLK_SCALE4. AUXFANOUT1 PWM Pre-Scale divider.</b> The clock source for PWM output is divided by this seven-bit value to calculate the actual PWM output frequency. Refer the Divisor table.

The clock source selected by CKSEL will be divided by the divisor and used as a fan PWM output frequency.

If CKSEL equals 0, then the output clock is simply equal to **93.9/(Divisor[6:0]+1) KHz**

MappedDivisor depends on **Divisor[6:0]** and is described in the table below.

Divisor[6:0]	Mapped Divisor	Output Frequency	Divisor[6:0]	Mapped Divisor	Output Frequency
0000000	1	93.9KHz			
0000001	2	46.95KHz			
0000010	3	31.3KHz			

Divisor[6:0]	Mapped Divisor	Output Frequency	Divisor[6:0]	Mapped Divisor	Output Frequency
0000011	4	23.47KHz			
0000100	5	18.78KHz	0001111	16	5.86KHz
0000101	6	15.65KHz	0011111	32	2.93KHz
0000110	7	13.41KHz	0111111	64	1.46KHz
0000111	8	11.73KHz	1111111	128	734Hz

If CKSEL equals 1, then the output clock is simply equal to **1008/ Mapped Divisor Hz**

MappedDivisor depends on **Divisor[3:0]** and is described in the table below.

Divisor[3:0]	Mapped Divisor	Output Frequency	Divisor[3:0]	Mapped Divisor	Output Frequency
0000	1	1008Hz	1000	12	84Hz
0001	2	504Hz	1001	16	63Hz
0010	3	336Hz	1010	32	31.5Hz
0011	4	252Hz	1011	64	15.75Hz
0100	5	201Hz	1100	128	7.875Hz
0101	6	168Hz	1101	256	3.94Hz
0110	7	144Hz	1110	512	1.97Hz
0111	8	126Hz	1111	1024	0.98Hz

## 9.12 AUXFANOUT1 Output Value Select Register – Index 13h (Bank 0)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Value							
DEFAULT	FFh							

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output	DESCRIPTION	AUXFANOUT1 PWM Duty Cycle. The PWM duty cycle is equal to this 8-bit value, divided by 255, times 100%. FFh creates a duty cycle of 100%, and 00h creates a duty cycle of 0%.							
This register could be programmed by Bank8, Index 09									

## 9.13 AUXFANOUT2 PWM Output Frequency Configuration Register – Index 14h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0	
NAME	PWM_CLK_SEL5	PWM_SCALE5							
DEFAULT	0	0	0	0	0	1	0	0	

This register is only meaningful when AUXFANOUT2 is programmed for PWM output.

BIT	DESCRIPTION

BIT	DESCRIPTION
7	<b>PWM_CLK_SEL5. AUXFANOUT2 PWM Input Clock Source Select.</b> This bit selects the clock source of PWM output frequency. Refer the Divisor table.
6-0	<b>PWM_CLK_SCALE5. AUXFANOUT2 PWM Pre-Scale divider.</b> The clock source for PWM output is divided by this seven-bit value to calculate the actual PWM output frequency. Refer the Divisor table.

The clock source selected by CKSEL will be divided by the divisor and used as a fan PWM output frequency.

If CKSEL equals **0**, then the output clock is simply equal to **93.9/ (Divisor[6:0]+1) KHz**

MappedDivisor depends on **Divisor[6:0]** and is described in the table below.

Divisor[6:0]	Mapped Divisor	Output Frequency	Divisor[6:0]	Mapped Divisor	Output Frequency
0000000	1	93.9KHz			
0000001	2	46.95KHz			
0000010	3	31.3KHz			
0000011	4	23.47KHz			
0000100	5	18.78KHz	0001111	16	5.86KHz
0000101	6	15.65KHz	0011111	32	2.93KHz
0000110	7	13.41KHz	0111111	64	1.46KHz
0000111	8	11.73KHz	1111111	128	0.98KHz

If CKSEL equals **1**, then the output clock is simply equal to **1008/ Mapped Divisor Hz**

MappedDivisor depends on **Divisor[3:0]** and is described in the table below.

Divisor[3:0]	Mapped Divisor	Output Frequency	Divisor[3:0]	Mapped Divisor	Output Frequency
0000	1	1008Hz	1000	12	84Hz
0001	2	504Hz	1001	16	63Hz
0010	3	336Hz	1010	32	31.5Hz
0011	4	252Hz	1011	64	15.75Hz
0100	5	201Hz	1100	128	7.875Hz
0101	6	168Hz	1101	256	3.94Hz
0110	7	144Hz	1110	512	1.97Hz
0111	8	126Hz	1111	1024	0.98Hz

## 9.14 AUXFANOUT2 Output Value Select Register – Index 15h (Bank 0)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Value							
DEFAULT	FFh							

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output	DESCRIPTION	AUXFANOUT2 PWM Duty Cycle. The PWM duty cycle is equal to this 8-bit value, divided by 255, times 100%. FFh							

		creates a duty cycle of 100%, and 00h creates a duty cycle of 0%.
<b>This register could be programmed by Bank9, Index 09</b>		

### 9.15 Reserved Register – Index 16-17h (Bank 0)

### 9.16 OVT# Configuration Register – Index 18h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
BIT	RESERVED	DIS_OVT1	RESERVED	OVT1_Mode	RESERVED			STOP
DEFAULT	0	1	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>Reserved.</b>
6	<b>DIS_OVT1.</b> 0: Enable SMIOVT1 OVT# output. (Default) 1: Disable temperature sensor SMIOVT1 over-temperature (OVT#) output.
5	<b>Reserved.</b>
4	<b>OVT1_Mode. SMIOVT1 Mode Select.</b> 0 : Compare Mode. (Default) 1 : Interrupt Mode.
3-1	<b>Reserved.</b>
0	<b>STOP.</b> 0: Monitor SMIOVT1 temperature source. 1: Stop monitoring SMIOVT1 temperature source.

### 9.17 Reserved Registers – Index 19h ~ 1Fh (Bank 0)

### 9.18 Value RAM — Index 27h ~ 3Fh (Bank 0)

ADDRESS A6-A0	DESCRIPTION
27h	SMIOVT1 temperature source reading.
2Bh	CPUVCORE High Limit
2Ch	CPUVCORE Low Limit
2Dh	VIN1 High Limit
2Eh	VIN1 Low Limit
2Fh	AVCC High Limit
30h	AVCC Low Limit
31h	3VCC High Limit
32h	3VCC Low Limit
33h	VIN0 High Limit

ADDRESS A6-A0	DESCRIPTION
34h	VIN0 Low Limit
35h	VIN8 High Limit
36h	VIN8 Low Limit
37h	VIN4 High Limit
38h	VIN4 Low Limit
39h	SMIOVT1 temperature sensor High Limit
3Ah	SMIOVT1 temperature sensor Hysteresis Limit

### 9.19 Configuration Register – Index 40h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	INITIALIZATION	RESERVED	EN_WS1	EN_WS	INT_CLEAR	RESERVED	SMI#ENABLE	START
DEFAULT	0	0	0	0	0	0	1	1

BIT	DESCRIPTION
7	<b>Initialization.</b> A one restores the power-on default values to some registers. This bit clears itself since the power-on default of this bit is zero.
6	<b>RESERVED</b>
5	<b>Output type of SMIOVT2:</b> 1: SMI# output type of SMIOVT Source2 temperature (Default: CPUTIN) is Shut-down Interrupt Mode. 0: Depond on the value of Bank0, Index 4C, bit6.
4	<b>Output type of SMIOVT1</b> 1: SMI# output type of SMIOVT Source1 temperature (Default: SYSTIN) is Shut-down Interrupt Mode. 0: Depond on the value of Bank0, Index 4C, bit5.
3	<b>INT_Clear.</b> A one disables the SMI# output without affecting the contents of Interrupt Status Registers. The device will stop monitoring. It will resume upon clearing of this bit.
2	<b>Reserved.</b>
1	<b>SMI# Enable.</b> A one enables the SMI# Interrupt output. 1: Enable SMI# function (Deafult) 0: Disable SMI# function
0	<b>Start.</b> A one enables startup of monitoring operations. A zero puts the part in standby mode. <b>Note:</b> Unlike the “INT_Clear” bit, the outputs of interrupt pins will not be cleared if the user writes a zero to this location after an interrupt has occurred.

### 9.20 Interrupt Status Register 1 – Index 41h (Bank 0)

Attribute: Read Clear

Size: 8 bits

BIT	7	6	5	4	3	2	1	0

NAME	CPUFANIN	SYSFANIN	SOURCE2 — SMI	SOURCE1 — SMI	3VCC	AVCC	VIN1	CPUVCORE
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>CPUFANIN.</b> A one indicates the fan count limit of CPUFANIN has been exceeded.
6	<b>SYSFANIN.</b> A one indicates the fan count limit of SYSFANIN has been exceeded.
5	<b>SMIOVT2.</b> A one indicates the high limit of SMIOVT2 temperature has been exceeded. (CPUTIN is default temperature)
4	<b>SMIOVT1.</b> A one indicates the high limit of SMIOVT1 temperature has been exceeded. (SYSTIN is default temperature)
3	<b>3VCC.</b> A one indicates the high or low limit of 3VCC has been exceeded.
2	<b>AVCC (Pin 106).</b> A one indicates the high or low limit of AVCC has been exceeded.
1	<b>VIN1.</b> A one indicates the high or low limit of VIN1 has been exceeded.
0	<b>CPUVCORE.</b> A one indicates the high or low limit of CPUVCORE has been exceeded.

## 9.21 Interrupt Status Register 2 – Index 42h (Bank 0)

Attribute: Read Clear

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved.	CASEOPEN1	RESERVED	CASEOPEN0	AUXFANIN0	VIN8	VIN4	VIN0
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>Reserved.</b>
6	<b>CASEOPEN1.</b> A one indicates the case has been opened.
5	<b>RESERVED</b>
4	<b>CASEOPEN0.</b> A one indicates the case has been opened.
3	<b>AUXFANIN0.</b> A one indicates the fan count limit of AUXFANIN0 has been exceeded.
2	<b>VIN8.</b> A one indicates the high or low limit of VIN8 has been exceeded.
1	<b>VIN4.</b> A one indicates the high or low limit of VIN4 has been exceeded.
0	<b>VIN0.</b> A one indicates the high or low limit of VIN0 has been exceeded.

## 9.22 SMI# Mask Register 1 – Index 43h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANIN	SYSFANIN	CPUTIN	SYSTIN	3VCC	AVCC	VIN1	CPUVCORE
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION
7	<b>CPUFANIN.</b>
6	
5	
4	
3	
2	
1	
0	

### 9.23 SMI# Mask Register 2 – Index 44h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	TAR2	TAR1	RESERVED	CASEOPEN0	AUXFANINO	VIN4	VIN8	VINO
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION
7	<b>TAR2.</b>
6	
5	
4	
3	
2	
1	
0	

### 9.24 Interrupt Status Register 4 – Index 45h (Bank 0)

Attribute: Read Clear

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED	AUX FANOUT0	CPU FANOUT	SYS FANOUT	RESERVED	Shut_SOURCE2_SMI	Shut_SOURCE1_SMI	
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	RESERVED
6	RESERVED
5	<b>AUXFANOUT0.</b> “1” indicates that AUXFANOUT0 works for three minutes at the full fan speed.

BIT	DESCRIPTION
4	<b>CPUFANOUT.</b> “1” indicates that CPUFANOUT works for three minutes at the full fan speed.
3	<b>SYSFANOUT.</b> “1” indicates that SYSFANOUT works for three minutes at the full fan speed.
2	<b>RESERVED</b>
1	<b>Shut_SOURCE2_SMI.</b> “1” indicates the high limit of SMIOVT_SOURCE2 temperature of SMI# Shut-down mode has been exceeded. (PUTIN is default temperature)
0	<b>Shut_SOURCE1_SMI.</b> “1” indicates the high limit of SMIOVT_SOURCE1 temperature of SMI# Shut-down mode has been exceeded. (SYSTIN is default temperature)

### 9.25 SMI# Mask Register 3 – Index 46h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CASEOPEN CLEAR0	CASEOPEN CLEAR1	RESERVED	Shut_CPU	Shut_SYS	AUXFANIN2	AUXFANIN1	CASEOPEN1
DEFAULT	0	0	0	1	1	1	1	0

BIT	DESCRIPTION
7	<b>CASEOPEN0 Clear Control.</b> Writing 1 to this bit will clear CASEOPEN status. This bit will be cleared itself. The function is the same as LDA, CR[E6h], bit 5.
6	<b>CASEOPEN1 Clear Control.</b> Writing 1 to this bit will clear CASEOPEN status. This bit will be cleared itself. The function is the same as LDA, CR[E6h], bit 5..
5	<b>RESERVED</b>
4	<b>Shut_SOURCE2_SMI</b>
3	<b>Shut_SOURCE1_SMI</b>
2	<b>AUXFANIN2</b>
1	<b>AUXFANIN1</b>
0	<b>CASEOPEN1</b>

### 9.26 Reserved Register – Index 47h (Bank 0)

### 9.27 Serial Bus Address Register – Index 48h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED	SERIAL BUS ADDRESS						

DEFAULT	0	0	1	0	1	1	0	1
---------	---	---	---	---	---	---	---	---

BIT	DESCRIPTION
7	Reserved (Read Only).
6-0	Serial Bus Address <7:1>

### 9.28 Reserved Register – Index 49h ~ 4Bh (Bank 0)

### 9.29 SMI/OVT Control Register1 – Index 4Ch (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved	T2ToT6_INT MODE	EN_T1 _ONE	RESERVED	DIS_OVT2	OVTPOL	RESERVED	
DEFAULT	0	0	0	0	1	0	0	0

BIT	DESCRIPTION
7	Reserved
6	<b>T2ToT6_INTMode.</b> 1: SMI# output type of Temperature SMIOVT2, SMIOVT3, SMIOVT4, SMIOVT5 and SMIOVT6 temperature source is in Comparator Interrupt mode. 0: SMI# output type of Temperature SMIOVT2, SMIOVT3, SMIOVT4, SMIOVT5 and SMIOVT6 temperature source is in Two-Times Interrupt mode. (Default)
5	<b>EN_T1_ONE.</b> 1: SMI# output type of SMIOVT Source1 temperature (Default: SYSTIN) is One-Time Interrupt Mode. 0: SMI# output type is in Two-Times Interrupt Mode. (Default)
4	<b>RESERVED</b>
3	<b>DIS_OVT2.</b> 1: Disable SMIOVT Source2 temperature sensor (Default: CPUTIN) over-temperature (OVT) output. 0: Enable SMIOVT Source2 temperature OVT output through pin OVT#. (Default)
2	<b>OVTOL (Over-temperature polarity).</b> 1: OVT# is active high. 0: OVT# is active low (Default).
1-0	<b>Reserved.</b>

### 9.30 FAN IN/OUT Control Register – Index 4Dh (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	FANOPV4	FANINC4	FANOPV3	FANINC3	FANOPV2	FANINC2	FANOPV1	FANINC1

DEFAULT	0	1	0	1	0	1	0	1
---------	---	---	---	---	---	---	---	---

BIT	DESCRIPTION
7	<b>FANOPV4. AUXFANIN1 output value</b> , only if bit 2 is set to zero. 1: Pin 124 (CPUFANIN) generates a logic-high signal. 0: Pin 124 generates a logic-low signal. (Default)
6	<b>FANINC4. AUXFANIN1 Input Control.</b> 1: Pin 126 (SYSFANIN) acts as a fan tachometer input. (Default) 0: Pin 126 acts as a fan control signal, and the output value is set by bit 1.
5	<b>FANOPV3. AUXFANIN0 output value</b> , only if bit 2 is set to zero. 1: Pin 124 (CPUFANIN) generates a logic-high signal. 0: Pin 124 generates a logic-low signal. (Default)
4	<b>FANINC3. AUXFANIN0 Input Control.</b> 1: Pin 126 (SYSFANIN) acts as a fan tachometer input. (Default) 0: Pin 126 acts as a fan control signal, and the output value is set by bit 1.
3	<b>FANOPV2. CPUFANIN output value</b> , only if bit 2 is set to zero. 1: Pin 124 (CPUFANIN) generates a logic-high signal. 0: Pin 124 generates a logic-low signal. (Default)
2	<b>FANINC2. CPUFANIN Input Control.</b> 1: Pin 124 (CPUFANIN) acts as a fan tachometer input. (Default) 0: Pin 124 acts as a fan control signal, and the output value is set by bit 3.
1	<b>FANOPV1. SYSFANIN output value</b> , only if bit 0 is set to zero. 1: Pin 126 (SYSFANIN) generates a logic-high signal. 0: Pin 126 generates a logic-low signal. (Default)
0	<b>FANINC1. SYSFANIN Input Control.</b> 1: Pin 126 (SYSFANIN) acts as a fan tachometer input. (Default) 0: Pin 126 acts as a fan control signal, and the output value is set by bit 1.

### 9.31 Bank Select Register – Index 4Eh (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	HBACS	<b>Reserved.</b>			BANK SEL3	BANK SEL2	BANK SEL1	BANK SEL0
DEFAULT	1	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>HBACS. HBACS – High Byte Access.</b> 1: Access Index 4Fh high-byte register. (Default) 0: Access Index 4Fh low-byte register.
6	<b>Reserved.</b>
5	<b>Reserved.</b>
4	<b>Reserved.</b>

BIT	DESCRIPTION							
3	<b>BANKSEL3.</b>							
2	<b>BANKSEL2.</b>							
1	<b>BANKSEL1.</b>							
0	<b>BANKSEL0.</b>							

### 9.32 Nuvoton Vendor ID Register – Index 4Fh (Bank 0)

Attribute: Read Only

Size: 16 bits

BIT	15	14	13	12	11	10	9	8
NAME	VIDH							
DEFAULT	0	1	0	1	1	1	0	0

BIT	7	6	5	4	3	2	1	0
NAME	VIDL							
DEFAULT	1	0	1	0	0	0	1	1

BIT	DESCRIPTION							
15-8	<b>Vendor ID High-Byte</b> , if Index 4Eh, bit 7 is 1. Default 5Ch.							
7-0	<b>Vendor ID Low-Byte</b> , if Index 4Eh, bit 7 is 0. Default A3h.							

### 9.33 FAN IN/OUT Control Register – Index 50h (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						FANOPV5	FANINC5
DEFAULT	0	0	0	0	0	0	0	1

BIT	DESCRIPTION							
7~2	<b>Reserved</b>							
1	<b>FANOPV5. AUXFANIN2 output value</b> , only if bit 0 is set to zero. 1: Pin 126 (SYSFANIN) generates a logic-high signal. 0: Pin 126 generates a logic-low signal. (Default)							
0	<b>FANINC5. SYSFANIN2 Input Control</b> . 1: Pin 126 (SYSFANIN) acts as a fan tachometer input. (Default) 0: Pin 126 acts as a fan control signal, and the output value is set by bit 1.							

### 9.34 Nuvoton Vendor ID Register – Index 4Fh (Bank 0)

Attribute: Read Only

Size: 16 bits

<b>BIT</b>	15	14	13	12	11	10	9	8
<b>NAME</b>	<b>VIDH</b>							
<b>DEFAULT</b>	0	1	0	1	1	1	0	0

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>VIDL</b>							
<b>DEFAULT</b>	1	0	1	0	0	0	1	1

<b>BIT</b>	<b>DESCRIPTION</b>
15-8	<b>Vendor ID High-Byte</b> , if Index 4Eh, bit 7 is 1. Default 5Ch.
7-0	<b>Vendor ID Low-Byte</b> , if Index 4Eh, bit 7 is 0. Default A3h.

### 9.35 Reserved Register – Index 51h ~ 57h (Bank 0)

### 9.36 Chip ID – Index 58h (Bank 0)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>CHIPID</b>							
<b>DEFAULT</b>	1	1	0	0	0	0	0	1

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	Nuvoton Chip ID number. Default C1h.

### 9.37 Reserved Register – Index 59h ~ 5Ch (Bank 0)

### 9.38 VBAT Monitor Control Register – Index 5Dh (Bank 0)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	Reserved	DIODES6	DIODES5	DIODES4	DIODES3	DIODES2	DIODES1	EN_VBAT_MNT
<b>DEFAULT</b>	0	0	0	0	0	1	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7	<b>Reserved</b>
6	<b>DIODES 6. Sensor type selection for AUXTIN3.</b> 1: Diode sensor. 0: Thermistor sensor. (default)
5	<b>DIODES 5. Sensor type selection for AUXTIN2.</b>

BIT	DESCRIPTION
	1: Diode sensor. 0: Thermistor sensor. (default)
4	<b>DIODES 4. Sensor type selection for AUXTIN1.</b> 1: Diode sensor. 0: Thermistor sensor. (default)
3	<b>DIODES 3. Sensor type selection for AUXTIN0.</b> 1: Diode sensor. 0: Thermistor sensor. (default)
2	<b>DIODES 2. Sensor type selection for CPUTIN.</b> 1: Diode sensor. (default) 0: Thermistor sensor.
1	<b>DIODES 1. Sensor type selection for SYSTIN.</b> 1: Diode sensor. 0: Thermistor sensor. (default)
0	<b>EN_VBAT_MNT.</b> 1: Enable battery voltage monitor. When this bit changes from zero to one, it takes one monitor cycle time to update the VBAT reading value register. 0: Disable battery voltage monitor.

### 9.39 Current Mode Enable Register – Index 5Eh (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved	EN_AUXTIN3 CURRENT MODE	EN_AUXTIN2 CURRENT MODE	EN_AUXTIN1 CURRENT MODE	EN_AUXTIN0 CURRENT MODE	EN_CPUTIN CURRENT MODE	EN_SYSTIN CURRENT MODE	Reserved
DEFAULT	0	0	0	0	0	1	0	0

BIT	DESCRIPTION
7	Reserved.
6	<b>Enable AUXTIN3 Current Mode.</b> With AUXTIN3 is selected to Diode sensor (Bank0, Index 5Dh, Bit 3 = 1). 1: Temperature sensing of AUXTIN3 by Current Mode. 0: Temperature sensing of AUXTIN3 depends on the setting of Index 5Dh. ( <b>Default</b> )
5	<b>Enable AUXTIN2 Current Mode.</b> With AUXTIN2 is selected to Diode sensor (Bank0, Index 5Dh, Bit 3 = 1). 1: Temperature sensing of AUXTIN2 by Current Mode. 0: Temperature sensing of AUXTIN2 depends on the setting of Index 5Dh. ( <b>Default</b> )
4	<b>Enable AUXTIN1 Current Mode.</b> With AUXTIN1 is selected to Diode sensor (Bank0, Index 5Dh, Bit 3 = 1). 1: Temperature sensing of AUXTIN1 by Current Mode. 0: Temperature sensing of AUXTIN1 depends on the setting of Index 5Dh. ( <b>Default</b> )
3	<b>Enable AUXTIN0 Current Mode.</b> With AUXTIN0 is selected to Diode sensor (Bank0, Index 5Dh, Bit 3 = 1).

BIT	DESCRIPTION
	1: Temperature sensing of AUXTIN0 by Current Mode. 0: Temperature sensing of AUXTIN0 depends on the setting of Index 5Dh. ( <b>Default</b> )
2	<b>Enable CPUTIN Current Mode.</b> With CPUTIN is selected to Diode sensor (Bank0, Index 5Dh, Bit 2 = 1). 1: Temperature sensing of CPUTIN by Current mode. ( <b>Default</b> ) 0: Temperature sensing of CPUTIN depends on the setting of Index 5Dh.
1	<b>Enable SYSTIN Current Mode.</b> With SYSTIN is selected to Diode sensor (Bank0, Index 5Dh, Bit 1 = 1). 1: Temperature sensing of SYSTIN by Current Mode. 0: Temperature sensing of SYSTIN depends on the setting of Index 5Dh. ( <b>Default</b> )
0	<b>Reserved.</b>

#### 9.40 Reserved Register – Index 5F (Bank 0)

#### 9.41 PORT 80 DATA INPUT Register – Index 60 (Bank 0)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	P80_IN							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	PORT 80 DATA INPUT

#### 9.42 Reserved Register – Index 61F ~ 72F (Bank 0)

#### 9.43 MONITOR TEMPERATURE 1 Register (Integer Value)- Index 73h (Bank 0)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	MONITOR TEMPERATURE 1 [8:1]							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>MONITOR TEMPERATURE 1 [8:1]</b> SYSFANOUT fan control temperature reading. (Source is selected by Bank1, Index00 bit[4:0])

#### 9.44 MONITOR TEMPERATURE 1 Register (Fractional Value)- Index 74h (Bank 0)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>MONITOR TEMPERATURE 1 [0]</b>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>MONITOR TEMPERATURE 1 [0]</b> SYSFANOUT fan control temperature reading. (Source is selected by Bank1, Index00 bit[4:0])
6-0	<b>Reserved</b>

#### 9.45 MONITOR TEMPERATURE 2 Register (Integer Value)- Index 75h (Bank 0)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>MONITOR TEMPERATURE 2 [8:1]</b>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>MONITOR TEMPERATURE 2 [8:1]</b> CPUFANOUT fan control temperature reading. (Source is selected by Bank2, Index00 bit[4:0])

#### 9.46 MONITOR TEMPERATURE 2 Register (Fractional Value)- Index 76h (Bank 0)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>MONITOR TEMPERATURE 2 [0]</b>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>MONITOR TEMPERATURE 2 [0]</b> CPUFANOUT fan control temperature reading. (Source is selected by Bank2, Index00 bit[4:0])
6-0	<b>Reserved</b>

#### 9.47 MONITOR TEMPERATURE 3 Register (Integer Value)- Index 77h (Bank 0)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>MONITOR TEMPERATURE 3 [8:1]</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	<b>MONITOR TEMPERATURE 3 [8:1]</b> AUXFANOUT0 fan control temperature reading. (Source is selected by Bank3, Index00 bit[4:0])

#### 9.48 MONITOR TEMPERATURE 3 Register (Fractional Value)- Index 78h (Bank 0)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>MONITOR TEMPERATURE 3 [0]</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	<b>MONITOR TEMPERATURE 3 [0]</b> AUXFANOUT0 fan control temperature reading. (Source is selected by Bank3, Index00 bit[4:0])
6-0	Reserved.

#### 9.49 MONITOR TEMPERATURE 4 Register (Integer Value)- Index 79h (Bank 0)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>MONITOR TEMPERATURE 4 [8:1]</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	<b>MONITOR TEMPERATURE 4 [8:1]</b> AUXFANOUT1 fan control temperature reading. (Source is selected by Bank8, Index00 bit[4:0])

#### 9.50 MONITOR TEMPERATURE 4 Register (Fractional Value)- Index 7Ah (Bank 0)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>MONITOR</b>							

	<b>TEMPERATURE 4 [0]</b>								
<b>DEFAULT</b>	0	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>MONITOR TEMPERATURE 4 [0]</b> AUXFANOUT1 fan control temperature reading. (Source is selected by Bank8, Index00 bit[4:0])
6-0	<b>Reserved.</b>

### 9.51 MONITOR TEMPERATURE 5 Register (Integer Value)- Index 7Bh (Bank 0)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>MONITOR TEMPERATURE 5 [8:1]</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>MONITOR TEMPERATURE 5 [8:1]</b> AUXFANOUT2 fan control temperature reading. (Source is selected by Bank9, Index00 bit[4:0])

### 9.52 MONITOR TEMPERATURE 5 Register (Fractional Value)- Index 7Ch (Bank 0)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0	
<b>NAME</b>	<b>MONITOR TEMPERATURE 5 [0]</b>	<b>Reserved</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0	

BIT	DESCRIPTION
7-0	<b>MONITOR TEMPERATURE 5 [0]</b> AUXFANOUT2 fan control temperature reading. (Source is selected by Bank9, Index00 bit[4:0])
6-0	<b>Reserved.</b>

### 9.53 Reserved Register – Index 7Dh~ADh (Bank 0)

### 9.54 PECl Temperature Reading Enable for SMIOVT and SMART FAN Control Register – Index AEh (Bank 0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						EN_PECI1	EN_PECI0
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-2	Reserved.
1	Enable PECI Agent1
0	Enable PECI Agent0

Note. If the temperature source is selecting to PECL, please set Bank0 Index AEh first for reading correct value.

### 9.55 BEEP Control Register 1 – Index B2h (Bank0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	En3VSB_BP	EnVIN4_BP	EnVIN8_BP	EnVIN0_BP	En3VCC_BP	EnAVCC_BP	EnVIN1_BP	EnCPUVCORE_BP
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	En3VSB_BP 1 : Enable 3VSB Beep function 0 : Disable 3VSB Beep fuction
6	EnVIN4_BP 1 : Enable VIN4 Beep function 0 : Disable VIN4 Beep fuction
5	EnVIN8_BP 1 : Enable VIN8 Beep function 0 : Disable VIN8 Beep fuction
4	EnVIN0_BP 1 : Enable VIN0 Beep function 0 : Disable VIN0 Beep fuction
3	En3VCC_BP 1 : Enable 3VCC Beep function 0 : Disable 3VCC Beep fuction
2	EnAVCC_BP 1 : Enable AVCC Beep function 0 : Disable AVCC Beep fuction
1	EnVIN1_BP 1 : Enable VIN1 Beep function 0 : Disable VIN1 Beep fuction
0	EnCPUVCORE_BP 1 : Enable CPUVCORE Beep function

BIT	DESCRIPTION
	0 : Disable CPUVCORE Beep fuction

### 9.56 BEEP Control Register 2 – Index B3h (Bank0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	User Mode	EnVIN7_BP	EnVIN3_BP	EnVIN2_BP	EnVIN6_BP	EnVIN5_BP	EnVTT_BP	EnVBAT_BP
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	User control for Beep alarm 1 : Enable 0 : Disable
6	EnVIN7_BP 1 : Enable VIN7 Beep function 0 : Disable VIN7 Beep fuction
5	EnVIN3_BP 1 : Enable VIN3 Beep function 0 : Disable VIN3 Beep fuction
4	EnVIN2_BP 1 : Enable VIN2 Beep function 0 : Disable VIN2 Beep fuction
3	EnVIN6_BP 1 : Enable VIN6 Beep function 0 : Disable VIN6 Beep fuction
2	EnVIN5_BP 1 : Enable VIN5 Beep function 0 : Disable VIN5 Beep fuction
1	EnVTT_BP 1 : Enable VTT Beep function 0 : Disable VTT Beep fuction
0	EnVBAT_BP 1 : Enable VBAT Beep function 0 : Disable VBAT Beep fuction

Note: For each beep alarm event, please set “Bank0, Index B5, bit0” to 1.

### 9.57 BEEP Control Register 3 – Index B4h (Bank0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0

NAME	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EnT2_BP	EnT1_BP
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-2	<b>Reserved</b>
0	<b>EnT2_BP</b> 1 : Enable SMIOVT2 Beep function 0 : Disable SMIOVT2 Beep function
0	<b>EnT1_BP</b> 1 : Enable SMIOVT1 Beep function 0 : Disable SMIOVT1 Beep function

Note: For each beep alarm event, please set “Bank0, Index B5, bit0” to 1.

### 9.58 BEEP Control Register 4 – Index B5h (Bank0)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	En Caseopen1_BP	En Caseopen0_BP	En AUXFANIN2_BP	En AUXFANIN1_BP	En AUXFANIN0_BP	En CPUFANIN_BP	En SYSFANIN_BP	En_Beep
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>En Caseopen1_BP</b> 1 : Enable Caseopen1 Beep function 0 : Disable Caseopen1 Beep function
6	<b>En Caseopen0_BP</b> 1 : Enable Caseopen0_bp Beep function 0 : Disable Caseopen0_bp Beep function
5	<b>En AUXFANIN2_BP</b> 1 : Enable AUXFANIN2 Beep function 0 : Disable AUXFANIN2 Beep function
4	<b>En AUXFANIN1_BP</b> 1 : Enable AUXFANIN1 Beep function 0 : Disable AUXFANIN1 Beep function
3	<b>En AUXFANIN0_BP</b> 1 : Enable AUXFANIN0 Beep function 0 : Disable AUXFANIN0 Beep function
2	<b>En CPUFANIN_BP</b> 1 : Enable CPUFANIN Beep function 0 : Disable CPUFANIN Beep function
1	<b>En SYSFANIN_BP</b> 1 : Enable SYSFANIN Beep function 0 : Disable SYSFANIN Beep function

BIT	DESCRIPTION
0	<b>Enable Beep Function:</b> 1 : Enable Beep Function 0 : Disable Beep Function

Note: For each beep alarm event, please set “Bank0, Index B5, bit0” to 1.

### 9.59 SYSFAN Monitor Temperature Source Select Register/ STOPDUTY Enable Register – Index 00h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Stopduty_En	Reserved			SYSFAN SOURCE[4:0]			
DEFAULT	0	0	0	0	0	0	0	1

BIT	DESCRIPTION
7	<b>Stopduty_En:</b> 0: FANOUT will decrease to zero value at most if necessary. 1: FANOUT will decrease to SYSFANOUT Stop Value (Bank1, index05h) at most if necessary. (This function is for Thermal Cruise mode.)
6-5	<b>Reserved</b>
4-0	<b>SYSFAN Temperature Source Select:</b> <b>Bits</b> <b>4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as SYSFAN monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as SYSFAN monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as SYSFAN monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as SYSFAN monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as SYSFAN monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as SYSFAN monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as SYSFAN monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as SYSFAN monitoring source. 0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as SYSFAN monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as SYSFAN monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as SYSFAN monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as SYSFAN monitoring source. 0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as SYSFAN monitoring source. 0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as SYSFAN monitoring source. 1 0 0 0 0: Select <b>PECI Agent 0</b> as SYSFAN monitoring source. 1 0 0 0 1: Select <b>PECI Agent 1</b> as SYSFAN monitoring source. 1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as SYSFAN monitoring source. 1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as SYSFAN monitoring source. 1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as SYSFAN monitoring source. 1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as SYSFAN monitoring source.

BIT	DESCRIPTION
	1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as SYSFAN monitoring source.
	1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as SYSFAN monitoring source.
	1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as SYSFAN monitoring source.
	1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as SYSFAN monitoring source.
	1 1 0 1 0: Select <b>BYTE_TEMP</b> as SYSFAN monitoring source.

Note. If the temperature source is selecting to PECL, please set Bank0 Index AEh first for reading correct value.

### 9.60 SYSFAN Target Temperature Register / SYSFANIN Target Speed\_L Register – Index 01h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSTIN Target Temperature / SYSFANIN Target Speed_L							
DEFAULT	0	0	0	0	0	0	0	0

FUNCTION MODE		7	6	5	4	3	2	1	0
Thermal Cruise™	DESCRIPTION	SYSFAN Target Temperature							
Fan Speed Cruise™	DESCRIPTION	SYSFANIN Target Speed [7:0], [11:8] associate index 0C [3:0]							

### 9.61 SYSFAN MODE Register / SYSFAN TOLERRANCE Register – Index 02h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFAN MODE					Reserved	Tolerance of SYSFAN Target Temperature or SYSFANIN Target Speed_L	
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-4	<b>SYSFANOUT Mode Select.</b> 0000: SYSFANOUT is in Manual Mode. ( <b>Default</b> ) 0001: SYSFANOUT is in Thermal Cruise Mode. 0010: SYSFANOUT is in Speed Cruise Mode. 0100: SYSFANOUT is in SMART FAN IV Mode.
3	<b>Reserved</b>
2-0	Tolerance of SYSFAN Target Temperature or SYSFANIN Target Speed_L.

### 9.62 SYSFANOUT Step Up Time Register – Index 03h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Value Step Up Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time SYSFANOUT takes to increase its value by one step.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

(2) For DC output:

The units are intervals of 0.4 second. The default time is 4 seconds.

### 9.63 SYSFANOUT Step Down Time Register – Index 04h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Value Step Down Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time SYSFANOUT takes to decrease its value by one step.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

(2) For DC output:

The units are intervals of 0.4 second. The default time is 4 seconds.

### 9.64 SYSFANOUT Stop Value Register – Index 05h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Stop Value							
DEFAULT	0	0	0	0	0	0	0	1

In Thermal Cruise mode, the SYSFANOUT value decreases to this eight-bit value if the temperature stays below the lowest temperature limit. This value should not be zero.

Please note that Stop Value does not mean that the fan really stops. It means that if the temperature keeps below low temperature limit, then the fan speed keeps on decreasing until reaching a minimum value, and this is Stop Value.

### 9.65 SYSFANOUT Start-up Value Register – Index 06h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Start-Up Value							

DEFAULT	0	0	0	0	0	0	0	1
---------	---	---	---	---	---	---	---	---

In Thermal Cruise mode, SYSFANOUT value increases from zero to this eight-bit register value to provide a minimum value to turn on the fan. This value should not be zero.

### 9.66 SYSFANOUT Stop Time Register – Index 07h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Value Stop Time							
DEFAULT	0	0	1	1	1	1	0	0

In Thermal Cruise mode, this register determines the amount of time it takes SYSFANOUT value to fall from the stop value to zero.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

(2) For DC output:

The units are intervals of 0.4 second. The default time is 4 seconds.

### 9.67 Reserved Register – Index 08h (Bank 1)

### 9.68 SYSFANOUT Output Value Select Register – Index 09h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Value							
DEFAULT	0	1	1	1	1	1	1	1

The default speed of fan output is specified in registers CR[E0h] to CR[E4h] of Logical Device B, CR[E0h] is the Default Speed Configuration Register of SYSFANOUT.

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output (Bank0, Index 04h, bit 0 is 0)	DESCRIPTION	The PWM duty cycle is equal to this eight-bit value, divided by 255, times 100%. FFh creates a duty cycle of 100%, and 00h creates a duty cycle of 0%.							
DC Voltage Output Bank0, Index 04h, bit 0 is 1)	DESCRIPTION	SYSFANOUT voltage control. The output voltage is calculated according to this equation.  $\text{OUTPUT Voltage} = V_{ref} * \frac{FANOUT}{64}$ Note. VREF is approx 2.048V.						Reserved	

### 9.69 Reserved Register – Index 0Ah~0Bh (Bank 1)

### 9.70 SYSFANIN Tolerance\_H / Target Speed\_H Register – Index 0Ch (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved	SYSFANIN TOL_H				SYSFANIN Target Speed_H		
DEFAULT	0	0				0		

BIT	DESCRIPTION
7	Reserved
6-4	SYSFANIN Tolerance_H [5:3]
3-0	SYSFANIN Target Speed_H [11:8]

### 9.71 Reserved Register – Index 0Dh~1Fh (Bank 1)

### 9.72 SMART FAN IV SYSFANOUT STEP Register – Index 20h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							En_SYSFANOUT_STEP
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-1	Reserved
0	En_SYSFANOUT_STEP 0: Disable SMART FAN IV has Stepping SYSFANOUT. (default) 1: Enable SMART FAN IV has Stepping SYSFANOUT.

### 9.73 SYSFAN (SMART FAN™ IV) Temperature 1 Register(T1) – Index 21h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFAN (SMART FAN™ IV) Temperature 1							
DEFAULT	0	0	0	1	1	0	0	1

BIT	DESCRIPTION
7-0	SYSFAN (SMART FAN™ IV) Temperature 1 Register (T1).

### 9.74 SYSFAN (SMART FAN™ IV) Temperature 2 Register(T2) – Index 22h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFAN (SMART FAN™ IV) Temperature 2							
DEFAULT	0	0	1	0	0	0	1	1

BIT	DESCRIPTION
7-0	SYSFAN (SMART FAN™ IV) Temperature 2 Register (T2).

### 9.75 SYSFAN (SMART FAN™ IV) Temperature 3 Register(T3) – Index 23h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFAN (SMART FAN™ IV) Temperature 3							
DEFAULT	0	0	1	0	1	1	0	1

BIT	DESCRIPTION
7-0	SYSFAN (SMART FAN™ IV) Temperature 3 Register (T3).

### 9.76 SYSFAN (SMART FAN™ IV) Temperature 4 Register(T4) – Index 24h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFAN (SMART FAN™ IV) Temperature 4							
DEFAULT	0	0	1	1	0	1	1	1

BIT	DESCRIPTION
7-0	SYSFAN (SMART FAN™ IV) Temperature 4 Register (T4).

### 9.77 Reserved Register – Index 25h~26h (Bank 1)

### 9.78 SYSFAN (SMART FAN™ IV) DC/PWM 1 Register – Index 27h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFAN (SMART FAN™ IV) DC/PWM 1							
DEFAULT	1	0	0	0	1	1	0	0

BIT	DESCRIPTION
7-0	SYSFAN (SMART FAN™ IV) DC/PWM 1 Register.

### 9.79 SYSFAN (SMART FAN™ IV) DC/PWM 2 Register – Index 28h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFAN (SMART FAN™ IV) DC/PWM 2							
DEFAULT	1	0	1	0	1	0	1	0

BIT	DESCRIPTION
7-0	SYSFAN (SMART FAN™ IV) DC/PWM 2 Register.

### 9.80 SYSFAN (SMART FAN™ IV) DC/PWM 3 Register – Index 29h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFAN (SMART FAN™ IV) DC/PWM 3							
DEFAULT	1	1	0	0	1	0	0	0

BIT	DESCRIPTION
7-0	SYSFAN (SMART FAN™ IV) DC/PWM 3 Register.

### 9.81 SYSFAN (SMART FAN™ IV) DC/PWM 4 Register – Index 2Ah (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFAN (SMART FAN™ IV) DC/PWM 4							
DEFAULT	1	1	1	0	0	1	1	0

BIT	DESCRIPTION
7-0	SYSFAN (SMART FAN™ IV) DC/PWM 4 Register.

### 9.82 Reserved Register – Index 2Bh~30h (Bank 1)

### 9.83 SYSFAN 3-Wire Enable Register – Index 31h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							EN_SYS_3WFAN
DEFAULT	0							0

BIT	DESCRIPTION
7-1	<b>Reserved</b>
0	<b>EN_SYS_3WFAN (SYSFAN type setting)</b> 0: 4-wire fan 1: 3-wire fan

#### 9.84 Reserved Register – Index 32h~34h(Bank 1)

#### 9.85 SYSFAN (SMART FAN™ IV) Critical Temperature Register – Index 35h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>SYSFAN (SMART FAN™ IV) Temperature Critical</b>							
<b>DEFAULT</b>	0	0	1	1	1	1	0	0

BIT	DESCRIPTION
7-0	SYSFAN (SMART FAN™ IV) Critical Temperature Register.

#### 9.86 SYSFAN Enable Critical Duty – Index 36h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>Reserved</b>							
<b>DEFAULT</b>	0							

BIT	DESCRIPTION
7-1	<b>Reserved</b>
0	<b>En_SYS_CRITICAL_DUTY</b> 0: Load default Full Speed 8'hFF for SYSFANOUT. 1: Used Index 37 CRITICAL_DUTY Value for SYSFANOUT.

#### 9.87 SYSFAN Critical Duty Register – Index 37h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>SYSFAN Critical Duty</b>							
<b>DEFAULT</b>	CC							

BIT	DESCRIPTION
7-0	SYSFAN Critical Duty Register.

7-0	SYSFAN Critical Duty.
-----	-----------------------

### 9.88 SYSFANOUT Critical Temperature Tolerance Register – Index 38h (Bank 1)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	Reserved							SYSFANOUT Critical Temperature Tolerance
<b>DEFAULT</b>	0				0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>							
7-3	<b>Reserved</b>							
2-0	SYSFANOUT Critical Temperature Tolerance							

### 9.89 Weight value Configuration Register – Index 39h (Bank 1)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	EN_SYSFAN_WEIGHT	Reserved						SYS_WEIGHT_SEL
<b>DEFAULT</b>	0	0				0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7	<b>EN_SYSFAN_WEIGHT.</b> 0: Disable Weight Value Control for SYSFAN. 1: Enable Weight Value Control for SYSFAN.
6-5	<b>Reserved</b>
4-0	<b>SYSFAN Weighting Temperature Source Select:</b> <b>Bits</b> <b>4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as SYSFAN monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as SYSFAN monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as SYSFAN monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as SYSFAN monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as SYSFAN monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as SYSFAN monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as SYSFAN monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as SYSFAN monitoring source. 0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as SYSFAN monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as SYSFAN monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as SYSFAN monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as SYSFAN monitoring source. 0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as SYSFAN monitoring source. 0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as SYSFAN monitoring source. 1 0 0 0 0: Select <b>PECI Agent 0</b> as SYSFAN monitoring source.

BIT	DESCRIPTION
	1 0 0 0 1: Select <b>PECI Agent 1</b> as SYSFAN monitoring source.
	1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as SYSFAN monitoring source.
	1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as SYSFAN monitoring source.
	1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as SYSFAN monitoring source.
	1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as SYSFAN monitoring source.
	1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as SYSFAN monitoring source.
	1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as SYSFAN monitoring source.
	1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as SYSFAN monitoring source.
	1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as SYSFAN monitoring source.
	1 1 0 1 0: Select <b>BYTE_TEMP</b> as SYSFAN monitoring source.

### 9.90 SYSFANOUT Temperature Step Register – Index 3Ah (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Temperature Step (SYS_TEMP_STEP)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	SYSFANOUT Temperature Step

### 9.91 SYSFANOUT Temperature Step Tolerance Register – Index 3Bh (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Temperature Step Tolerance (SYS_TEMP_STEP_TOL)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	SYSFANOUT Temperature Step Tolerance

### 9.92 SYSFANOUT Weight Step Register – Index 3Ch (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Weight Step (SYS_WEIGHT_STEP)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	SYSFANOUT Weight Step

### 9.93 SYSFANOUT Temperature Base Register – Index 3Dh (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Temperature Base (SYS_TEMP_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	SYSFANOUT Temperature Base

### 9.94 SYSFANOUT Temperature Fan Duty Base Register – index 3Eh (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANOUT Temperature Base (SYS_FC_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	SYSFANOUT Start point of Fan Duty increasing

### 9.95 SYSFAN PECIERR DUTY Enable Register – Index 3Fh (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						EN_SYS_PECIERR_DUTY	
DEFAULT	0						0	0

BIT	DESCRIPTION
7-2	Reserved
1-0	EN_SYS_PECIERR_DUTY 00: Disable PECLERR DUTY FANOUT (default) 01: Enable PECLERR DUTY FANOUT, Used Index 41 PECL_ERR_SYSOUT Value for SYSFANOUT. 10,11: Keep Full Speed

### 9.96 Reserved Register – Index 40h (Bank 1)

### 9.97 SYSFANOUT Pre-Configured Register For PECL Error – Index 41h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0

NAME	SYSFANOUT pre-configured register for PECL error (PECI_ERR_SYSOUT)							
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION
7-0	SYSFANOUT pre-configured register for PECL error.

### 9.98 Reserved Register – Index 42h ~ 4Fh (Bank 1)

### 9.99 SMIOVT2 Temperature Source (High Byte) Register – Index 50h (Bank 1)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	TEMP<8:1>							

BIT	DESCRIPTION
7-0	Temperature <8:1> (default: CPUTIN temperature source). The nine-bit value is in units of 0.5°C.

### 9.100 SMIOVT2 Temperature Source (Low Byte) Register – Index 51h (Bank 1)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	TEMP<0>	RESERVED						

BIT	DESCRIPTION
7	Temperature <0> (default: CPUTIN temperature source). The nine-bit value is in units of 0.5°C.
6-0	Reserved.

### 9.101 SMIOVT2 Temperature Source Configuration Register – Index 52h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED			FAULT		RESERVED	OVTMOD	STOP
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-5	Reserved. This bit should be set to zero.
4-3	Fault. Number of faults to detect before setting OVT# output. This avoids false strapping due to noise.
2	Reserved. This bit should be set to zero.

BIT	DESCRIPTION
1	<b>OVTMOD. SMIOVT2 Mode Select.</b> 0 : Compare Mode. (Default) 1: Interrupt Mode.
0	<b>STOP.</b> 0: Monitor SMIOVT2 temperature source. 1: Stop monitoring SMIOVT2 temperature source.

### 9.102 SMIOVT2 Temperature Source Hysteresis (High Byte) Register – Index 53h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	THYST<8:1>							
DEFAULT	0	1	0	0	1	0	1	1

BIT	DESCRIPTION
7-0	<b>THYST&lt;8:1&gt;.</b> Hysteresis temperature bits 8-1. The nine-bit value is in units of 0.5°C, and the default is 75°C.

### 9.103 SMIOVT2 Temperature Source Hysteresis (Low Byte) Register – Index 54h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	THYST<0>	RESERVED						
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>THYST&lt;0&gt;.</b> Hysteresis temperature bit 0. The nine-bit value is in units of 0.5°C.
6-0	Reserved.

### 9.104 SMIOVT2 Temperature Source Over-temperature (High Byte) Register – Index 55h (Bank1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	TOVF<8:1>							
DEFAULT	0	1	0	1	0	0	0	0

BIT	DESCRIPTION
7-0	<b>TOVF&lt;8:1&gt;.</b> Over-temperature bits 8-1. The nine-bit value is in units of 0.5°C, and the default is 80°C.

### 9.105 SMIOVT2 Temperature Source Over-temperature (Low Byte) Register – Index 56h (Bank 1)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	TOVF<0>	RESERVED						
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	TOVF<0>. Over-temperature bit 0. The nine-bit value is in units of 0.5°C.
6-0	Reserved.

### 9.106 Reserved Register – Index 57h ~ FFh (Bank 1)

### 9.107 CPUFAN Monitor Temperature Source Select Register/ STOPDUTY Enable Register – Index 00h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Stopduty_En	Reserved			CPUFAN SOURCE[4:0]			
DEFAULT	0	0	0	0	0	0	1	0

BIT	DESCRIPTION
7	<b>Stopduty_En:</b> 0: FANOUT will decrease to zero value at most if necessary. 1: FANOUT will decrease to CPUFANOUT Stop Value (Bank2, index05h) at most if necessary. (This function is for Thermal Cruise mode.)
6-5	Reserved
4-0	<b>CPUFAN Temperature Source Select:</b> <b>Bits</b> <b>4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as SYSFAN monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as SYSFAN monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as SYSFAN monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as SYSFAN monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as SYSFAN monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as SYSFAN monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as SYSFAN monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as SYSFAN monitoring source.

BIT	DESCRIPTION
	0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as SYSFAN monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as SYSFAN monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as SYSFAN monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as SYSFAN monitoring source. 0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as SYSFAN monitoring source. 0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as SYSFAN monitoring source. 1 0 0 0 0: Select <b>PECI Agent 0</b> as SYSFAN monitoring source. 1 0 0 0 1: Select <b>PECI Agent 1</b> as SYSFAN monitoring source. 1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as SYSFAN monitoring source. 1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as SYSFAN monitoring source. 1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as SYSFAN monitoring source. 1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as SYSFAN monitoring source. 1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as SYSFAN monitoring source. 1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as SYSFAN monitoring source. 1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as SYSFAN monitoring source. 1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as SYSFAN monitoring source. 1 1 0 1 0: Select <b>BYTE_TEMP</b> as SYSFAN monitoring source.

Note. If the temperature source is selecting to PECI, please set Bank0 Index AEh first for reading correct value.

### 9.108 CPUFAN Target Temperature Register / CPUFANIN Target Speed\_L Register – Index 01h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN Target Temperature / CPUFANIN Target Speed_L							
DEFAULT	0	0	0	0	0	0	0	0

FUNCTION MODE		7	6	5	4	3	2	1	0
Thermal Cruise™	DESCRIPTION	CPUFAN Target Temperature							
Fan Speed Cruise™	DESCRIPTION	CPUFANIN Target Speed [7:0], [11:8] associate index 0C [3:0]							

### 9.109 CPUFAN MODE Register / CPUFAN TOLERRANCE Register – Index 02h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN MODE					Reserved	Tolerance of CPUFAN Target Temperature or CPUFANIN Target Speed_L	
DEFAULT	0	0	0	0	0	0	1	0

BIT	DESCRIPTION
7-4	CPUFANOUT Mode Select.

	0000: CPUFANOUT is in Manual Mode. (Default) 0001: CPUFANOUT is in Thermal Cruise Mode. 0010: CPUFANOUT is in Speed Cruise Mode. 0100: CPUFANOUT is in SMART FAN IV Mode.
3	<b>Reserved</b>
2-0	Tolerance of CPUFAN Target Temperature or CPUFANIN Target Speed_L.

### 9.110 CPUFANOUT Step Up Time Register – Index 03h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT Value Step Up Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time CPUFANOUT takes to increase its value by one step.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

### 9.111 CPUFANOUT Step Down Time Register – Index 04h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT Value Step Down Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time CPUFANOUT takes to decrease its value by one step.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

### 9.112 CPUFANOUT Stop Value Register – Index 05h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT Stop Value							
DEFAULT	0	0	0	0	0	0	0	1

In Thermal Cruise mode, the CPUFANOUT value decreases to this eight-bit value if the temperature stays below the lowest temperature limit. This value should not be zero.

Please note that Stop Value does not mean that the fan really stops. It means that if the temperature keeps below low temperature limit, then the fan speed keeps on decreasing until reaching a minimum value, and this is Stop Value.

### 9.113 CPUFANOUT Start-up Value Register – Index 06h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT Start-Up Value							
DEFAULT	0	0	0	0	0	0	0	1

In Thermal Cruise mode, CPUFANOUT value increases from zero to this eight-bit register value to provide a minimum value to turn on the fan. This value should not be zero.

### 9.114 CPUFANOUT Stop Time Register – Index 07h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT Value Stop Time							
DEFAULT	0	0	1	1	1	1	0	0

In Thermal Cruise mode, this register determines the amount of time it takes CPUFANOUT value to fall from the stop value to zero.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

### 9.115 Reserved Register – Index 08h (Bank 2)

### 9.116 CPUFANOUT Output Value Select Register – Index 09h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT Value							
DEFAULT	0	1	1	1	1	1	1	1

The default speed of fan output is specified in registers CR[E0h] to CR[E4h] of Logical Device B, CR[E1h] is the Default Speed Configuration Register of CPUFANOUT.

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output Only	DESCRIPTION	The PWM duty cycle is equal to this eight-bit value, divided by 255, times 100%. FFh creates a duty cycle of 100%, and 00h creates a duty cycle of 0%.							

### 9.117 Reserved Register – Index 0Ah~0Bh (Bank 2)

### 9.118 CPUFANIN Tolerance\_H / Target Speed\_H Register – Index 0Ch (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved	CPUFANIN TOL_H				CPUFANIN Target Speed_H		
DEFAULT	0	0				0		

BIT	DESCRIPTION
7	Reserved
6-4	CPUFANIN Tolerance_H [5:3]
3-0	CPUFANIN Target Speed_H [11:8]

### 9.119 Reserved Register – Index 0Dh~1Fh (Bank 2)

### 9.120 SMART FAN IV CPUFANOUT STEP Register – Index 20h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						En_CPUFANOUT_STEP	
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-1	Reserved
0	En_CPUFANOUT_STEP 0: Disable SMART FAN IV has Stepping CPUFANOUT. (default) 1: Enable SMART FAN IV has Stepping CPUFANOUT.

### 9.121 CPUFAN (SMART FAN™ IV) Temperature 1 Register(T1) – Index 21h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN (SMART FAN™ IV) Temperature 1							
DEFAULT	0	0	1	0	1	0	0	0

BIT	DESCRIPTION
7-0	CPUFAN (SMART FAN™ IV) Temperature 1 Register (T1).

### 9.122 CPUFAN (SMART FAN™ IV) Temperature 2 Register(T2) – Index 22h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN (SMART FAN™ IV) Temperature 2							
DEFAULT	0	0	1	1	0	0	1	0

BIT	DESCRIPTION
7-0	CPUFAN (SMART FAN™ IV) Temperature 2 Register (T2).

**9.123 CPUFAN (SMART FAN™ IV) Temperature 3 Register(T3) – Index 23h (Bank 2)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN (SMART FAN™ IV) Temperature 3							
DEFAULT	0	0	1	1	1	1	0	0

BIT	DESCRIPTION
7-0	CPUFAN (SMART FAN™ IV) Temperature 3 Register (T3).

**9.124 CPUFAN (SMART FAN™ IV) Temperature 4 Register(T4) – Index 24h (Bank 2)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN (SMART FAN™ IV) Temperature 4							
DEFAULT	0	1	0	0	0	1	1	0

BIT	DESCRIPTION
7-0	CPUFAN (SMART FAN™ IV) Temperature 4 Register (T4).

**9.125 Reserved Register – Index 25h~26h (Bank 2)****9.126 CPUFAN (SMART FAN™ IV) PWM1 Register – Index 27h (Bank 2)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN (SMART FAN™ IV) PWM 1							
DEFAULT	1	0	0	0	1	1	0	0

BIT	DESCRIPTION
7-0	CPUFAN (SMART FAN™ IV) PWM 1 Register (T4).

7-0	CPUFAN (SMART FAN™ IV) PWM1 Register.
-----	---------------------------------------

### 9.127 CPUFAN (SMART FAN™ IV) PWM2 Register – Index 28h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN (SMART FAN™ IV) PWM 2							
DEFAULT	1	0	1	0	1	0	1	0

BIT	DESCRIPTION
7-0	CPUFAN (SMART FAN™ IV) PWM2 Register.

### 9.128 CPUFAN (SMART FAN™ IV) PWM3 Register – Index 29h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN (SMART FAN™ IV) PWM 3							
DEFAULT	1	1	0	0	1	0	0	0

BIT	DESCRIPTION
7-0	CPUFAN (SMART FAN™ IV) PWM3 Register.

### 9.129 CPUFAN (SMART FAN™ IV) PWM4 Register – Index 2Ah (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN (SMART FAN™ IV) PWM4							
DEFAULT	1	1	1	0	0	1	1	0

BIT	DESCRIPTION
7-0	CPUFAN (SMART FAN™ IV) PWM4 Register.

### 9.130 Reserved Register – Index 2Bh~30h (Bank 2)

### 9.131 CPUFAN 3-Wire FAN Enable Register – Index 31h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							EN_CPU_3WFA N

DEFAULT	0	0
---------	---	---

BIT	DESCRIPTION
7-1	Reserved
0	<b>EN_CPU_3WFAN (CPUFAN type setting)</b> 0: 4-wire fan 1: 3-wire fan

### 9.132 Reserved Register – Index 32h ~ 34h(Bank 2)

### 9.133 CPUFAN (SMART FAN™ IV) Critical Temperature Register – Index 35h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN (SMART FAN™ IV) Temperature Critical							
DEFAULT	0	1	0	0	1	0	1	1

BIT	DESCRIPTION
7-0	CPUFAN (SMART FAN™ IV) Critical Temperature Register.

### 9.134 CPUFAN Enable Critical Duty – Index 36h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							
DEFAULT	0							

BIT	DESCRIPTION
7-1	Reserved
0	<b>En_CPU_CRITICAL_DUTY</b> 0: Load default Full Speed 8'hFF for CPUFANOUT. 1: Used Index 37 CRITICAL_DUTY Value for CPUFANOUT.

### 9.135 CPUFAN Critical Duty Register – Index 37h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFAN Critical Duty							
DEFAULT	CC							

BIT	DESCRIPTION
7-0	CPUFAN Critical Duty.

### 9.136 CPUFANOUT Critical Temperature Tolerance Register – Index 38h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved					CPUFANOUT Critical Temperature Tolerance		
DEFAULT	0					0	0	0

BIT	DESCRIPTION
7-3	Reserved
2-0	CPUFANOUT Critical Temperature Tolerance

### 9.137 Weight value Configuration Register – Index 39h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	EN_CPUFAN_WEIGHT	Reserved			CPU_WEIGHT_SEL			
DEFAULT	0	0			0	0	0	1

BIT	DESCRIPTION
7	<b>EN_CPUFAN_WEIGHT.</b> 0: Disable Weight Value Control for CPUFAN. 1: Enable Weight Value Control for CPUFAN.
6-5	<b>Reserved</b>
4-0	<b>CPUFAN Weighting Temperature Source Select:</b> <b>Bits</b> <b>4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as SYSFAN monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as SYSFAN monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as SYSFAN monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as SYSFAN monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as SYSFAN monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as SYSFAN monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as SYSFAN monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as SYSFAN monitoring source. 0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as SYSFAN monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as SYSFAN monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as SYSFAN monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as SYSFAN monitoring source.

BIT	DESCRIPTION
0 1 1 1 0:	Select <b>SMBUSMASTER 6</b> as SYSFAN monitoring source.
0 1 1 1 1:	Select <b>SMBUSMASTER 7</b> as SYSFAN monitoring source.
1 0 0 0 0:	Select <b>PECI Agent 0</b> as SYSFAN monitoring source.
1 0 0 0 1:	Select <b>PECI Agent 1</b> as SYSFAN monitoring source.
1 0 0 1 0:	Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as SYSFAN monitoring source.
1 0 0 1 1:	Select <b>PCH_CHIP_TEMP</b> as SYSFAN monitoring source.
1 0 1 0 0:	Select <b>PCH_CPU_TEMP</b> as SYSFAN monitoring source.
1 0 1 0 1:	Select <b>PCH_MCH_TEMP</b> as SYSFAN monitoring source.
1 0 1 1 0:	Select <b>PCH_DIM0_TEMP</b> as SYSFAN monitoring source.
1 0 1 1 1:	Select <b>PCH_DIM1_TEMP</b> as SYSFAN monitoring source.
1 1 0 0 0:	Select <b>PCH_DIM2_TEMP</b> as SYSFAN monitoring source.
1 1 0 0 1:	Select <b>PCH_DIM3_TEMP</b> as SYSFAN monitoring source.
1 1 0 1 0:	Select <b>BYTE_TEMP</b> as SYSFAN monitoring source.

### 9.138 CPUFANOUT Temperature Step Register – Index 3Ah (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
<b>CPUFANOUT Temperature Step (CPU_TEMP_STEP)</b>								
<b>DEFAULT</b>	0							

BIT	DESCRIPTION
7-0	<b>CPUFANOUT Temperature Step</b>

### 9.139 CPUFANOUT Temperature Step Tolerance Register – Index 3Bh (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
<b>CPUFANOUT Temperature Step Tolerance (CPU_TEMP_STEP_TOL)</b>								
<b>DEFAULT</b>	0							

BIT	DESCRIPTION
7-0	<b>CPUFANOUT Temperature Step Tolerance</b>

### 9.140 CPUFANOUT Weight Step Register – Index 3Ch (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
<b>CPUFANOUT Weight Step (CPU_WEIGHT_STEP)</b>								
<b>DEFAULT</b>	0							

BIT	DESCRIPTION
7-0	CPUFANOUT Weight Step

#### 9.141 CPUFANOUT Temperature Base Register – Index 3Dh (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT Temperature Base (CPU_TEMP_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	CPUFANOUT Temperature Base

#### 9.142 CPUFANOUT Temperature Fan Duty Base Register – Index 3Eh (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT Temperature Base (CPU_FC_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	CPUFANOUT Start point of Fan Duty increasing

#### 9.143 CPUFAN PECIERR DUTY Enable Register – Index 3Fh (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							
DEFAULT	0							

BIT	DESCRIPTION
7-2	Reserved
1-0	EN_CPU_PECIERR_DUTY 00: Disable PECIERR DUTY FANOUT (default) 01: Enable PECIERR DUTY FANOUT, Used Index 41 PECL_ERR_CPUOUT Value for CPUFANOUT. 10,11: Keep Full Speed

#### 9.144 Reserved Register – Index 40h (Bank 2)

#### 9.145 CPUFANOUT Pre-Configured Register For PECL Error – Index 41h (Bank 2)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANOUT pre-configured register for PECL error (PECL_ERR_CPUOUT)							
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION
7-0	CPUFANOUT pre-configured register for PECL error.

#### 9.146 Reserved Register – Index 42h ~ FFh (Bank 1)

#### 9.147 AUXFAN0 Monitor Temperature Source Select Register/ STOPDUTY Enable Register – Index 00h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Stopduty_En	Reserved			AUXFAN0 SOURCE[4:0]			
DEFAULT	0	0	0	0	0	0	1	1

BIT	DESCRIPTION
7	<b>Stopduty_En:</b> 0: FANOUT will decrease to zero value at most if necessary. 1: FANOUT will decrease to AUXFANOUT0 Stop Value (Bank3, index05h) at most if necessary. (This function is for Thermal Cruise mode.)
6-5	<b>Reserved</b>
4-0	<b>AUXFAN0 Temperature Source Select:</b> <b>Bits</b> <b>4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as SYSFAN monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as SYSFAN monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as SYSFAN monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as SYSFAN monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as SYSFAN monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as SYSFAN monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as SYSFAN monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as SYSFAN monitoring source. 0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as SYSFAN monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as SYSFAN monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as SYSFAN monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as SYSFAN monitoring source. 0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as SYSFAN monitoring source. 0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as SYSFAN monitoring source. 1 0 0 0 0: Select <b>PECL Agent 0</b> as SYSFAN monitoring source.

BIT	DESCRIPTION
	1 0 0 0 1: Select <b>PECI Agent 1</b> as SYSFAN monitoring source. 1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as SYSFAN monitoring source. 1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as SYSFAN monitoring source. 1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as SYSFAN monitoring source. 1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as SYSFAN monitoring source. 1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as SYSFAN monitoring source. 1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as SYSFAN monitoring source. 1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as SYSFAN monitoring source. 1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as SYSFAN monitoring source. 1 1 0 1 0: Select <b>BYTE_TEMP</b> as SYSFAN monitoring source.

Note. If the temperature source is selecting to PECI, please set Bank0 Index AEh first for reading correct value.

### 9.148 AUXFAN0 Target Temperature Register / AUXFANIN0 Target Speed\_L Register – Index 01h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
<b>NAME</b>	AUXTIN0 Target Temperature / AUXFANIN0 Target Speed_L							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

FUNCTION MODE		7	6	5	4	3	2	1	0
Thermal Cruise™	DESCRIPTION	AUXFAN0 Target Temperature							
Fan Speed Cruise™	DESCRIPTION	AUXFANIN0 Target Speed [7:0], [11:8] associate index 0C [3:0]							

### 9.149 AUXFAN0 MODE Register / AUXFAN0 TOLERANCE Register – Index 02h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
<b>NAME</b>	AUXFAN0 MODE					<b>Reseved</b>	Tolerance of AUXFAN0 Target Temperature or AUXFANIN0 Target Speed_L	
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-4	<b>AUXFANOUT0 Mode Select.</b> 0000: <b>AUXFANOUT0</b> is in Manual Mode. ( <b>Default</b> ) 0001: <b>AUXFANOUT0</b> is in Thermal Cruise Mode. 0010: <b>AUXFANOUT0</b> is as Speed Cruise Mode. 0100: <b>AUXFANOUT0</b> is in SMART FAN IV Mode.
3	<b>Reseved</b>

2-0

Tolerance of AUXFAN0 Target Temperature or AUXFANIN0 Target Speed\_L.

**9.150 AUXFANOUT0 Step Up Time Register – Index 03h (Bank 3)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Value Step Up Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time AUXFANOUT0 takes to increase its value by one step.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

**9.151 AUXFANOUT0 Step Down Time Register – Index 04h (Bank 3)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Value Step Down Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time AUXFANOUT0 takes to decrease its value by one step.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

**9.152 AUXFANOUT0 Stop Value Register – Index 05h (Bank 3)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Stop Value							
DEFAULT	0	0	0	0	0	0	0	1

In Thermal Cruise mode, the AUXFANOUT0 value decreases to this eight-bit value if the temperature stays below the lowest temperature limit. This value should not be zero.

Please note that Stop Value does not mean that the fan really stops. It means that if the temperature keeps below low temperature limit, then the fan speed keeps on decreasing until reaching a minimum value, and this is Stop Value.

**9.153 AUXFANOUT0 Start-up Value Register – Index 06h (Bank 3)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Start-Up Value							
DEFAULT	0	0	0	0	0	0	0	1

In Thermal Cruise mode, AUXFANOUT0 value increases from zero to this eight-bit register value to provide a minimum value to turn on the fan. This value should not be zero.

### 9.154 AUXFANOUT0 Stop Time Register – Index 07h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Value Stop Time							
DEFAULT	0	0	1	1	1	1	0	0

In Thermal Cruise mode, this register determines the amount of time it takes AUXFANOUT0 value to fall from the stop value to zero.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

### 9.155 Reserved Register – Index 08h (Bank 3)

### 9.156 AUXFANOUT0 Output Value Select Register – Index 09h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Value							
DEFAULT	1	1	1	1	1	1	1	1

The default speed of fan output is specified in registers CR[E0h] to CR[E4h] of Logical Device B, CR[E2h] is the Default Speed Configuration Register of AUXFANOUT0.

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output	DESCRIPTION	The PWM duty cycle is equal to this eight-bit value, divided by 255, times 100%. FFh creates a duty cycle of 100%, and 00h creates a duty cycle of 0%.							

### 9.157 AUXFANIN0 Tolerance\_H / Target Speed\_H Register – Index 0Ch (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0	
NAME	Reserved	AUXFANIN0 TOL_H				AUXFANIN0 Target Speed_H			
DEFAULT	0	0				0			

BIT	DESCRIPTION
7	Reserved
6-4	AUXFANIN0 Tolerance_H [5:3]
3-0	AUXFANIN0 Target Speed_H [11:8]

### 9.158 Reserved Register – Index 0Dh (Bank 3)

### 9.159 SMART FAN IV AUXFANOUT0 STEP Register – Index 20h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							En_AUXFANOUT0_STEP
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-1	Reserved
0	<b>En_AUXFANOUT0_STEP</b> 0: Disable SMART FAN IV has Stepping AUXFANOUT0. (default) 1: Enable SMART FAN IV has Stepping AUXFANOUT0.

### 9.160 AUXFAN0 (SMART FAN™ IV) Temperature 1 Register(T1) – Index 21h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 (SMART FAN™ IV) Temperature 1							
DEFAULT	0	0	0	1	1	0	0	1

BIT	DESCRIPTION
7-0	AUXFAN0 (SMART FAN™ IV) Temperature 1 Register (T1).

### 9.161 AUXFAN0 (SMART FAN™ IV) Temperature 2 Register(T2) – Index 22h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 (SMART FAN™ IV) Temperature 2							
DEFAULT	0	0	1	0	0	0	1	1

BIT	DESCRIPTION
7-0	AUXFAN0 (SMART FAN™ IV) Temperature 2 Register (T2).

7-0	AUXFAN0 (SMART FAN™ IV) Temperature 2 Register (T2).
-----	--

### 9.162 AUXFAN0 (SMART FAN™ IV) Temperature 3 Register(T3) – Index 23h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 (SMART FAN™ IV) Temperature 3							
DEFAULT	0	0	1	0	1	1	0	1

BIT	DESCRIPTION							
7-0	AUXFAN0 (SMART FAN™ IV) Temperature 3 Register (T3).							

### 9.163 AUXFAN0 (SMART FAN™ IV) Temperature 4 Register(T4) – Index 24h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 (SMART FAN™ IV) Temperature 4							
DEFAULT	0	0	1	1	0	1	1	1

BIT	DESCRIPTION							
7-0	AUXFAN0 (SMART FAN™ IV) Temperature 4 Register (T4).							

### 9.164 Reserved Register – Index 25h~26h (Bank 3)

### 9.165 AUXFAN0 (SMART FAN™ IV) PWM 1 Register – Index 27h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 (SMART FAN™ IV) PWM 1							
DEFAULT	1	0	0	0	1	1	0	0

BIT	DESCRIPTION							
7-0	AUXFAN0 (SMART FAN™ IV) PWM 1 Register.							

### 9.166 AUXFAN0 (SMART FAN™ IV) PWM 2 Register – Index 28h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 (SMART FAN™ IV) PWM 2							

DEFAULT	1	0	1	0	1	0	1	0
---------	---	---	---	---	---	---	---	---

BIT	DESCRIPTION
7-0	AUXFAN0 (SMART FAN™ IV) PWM 2 Register.

### 9.167 AUXFAN0 (SMART FAN™ IV) PWM 3 Register – Index 29h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 (SMART FAN™ IV) PWM 3							
DEFAULT	1	1	0	0	1	0	0	0

BIT	DESCRIPTION
7-0	AUXFAN0 (SMART FAN™ IV) PWM 3 Register.

### 9.168 AUXFAN0 (SMART FAN™ IV) PWM 4 Register – Index 2Ah (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 (SMART FAN™ IV) PWM 4							
DEFAULT	1	1	1	0	0	1	1	0

BIT	DESCRIPTION
7-0	AUXFAN0 (SMART FAN™ IV) PWM 4 Register.

### 9.169 Reserved Register – Index Index 2Bh~30h (Bank 3)

### 9.170 AUXFAN0 3-Wire Enable Register – Index 31h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							
DEFAULT	0				0			0

BIT	DESCRIPTION
7-1	Reserved
0	EN_AUX0_3WFAN (AUXFAN0 type setting) 0: 4-wire fan 1: 3-wire fan

### 9.171 Reserved Register – Index 32h~34h(Bank 3)

### 9.172 AUXFAN0 (SMART FAN™ IV) Critical Temperature Register – Index 35h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 (SMART FAN™ IV) Temperature Critical							
DEFAULT	0	0	1	1	1	1	0	0

BIT	DESCRIPTION
7-0	AUXFAN0 (SMART FAN™ IV) Critical Temperature Register

### 9.173 AUXFAN0 Enable Critical Duty – Index 36h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							En_AUX0_CRITICAL_DUTY
DEFAULT	0							0

BIT	DESCRIPTION
7-1	Reserved
0	En_AUX0_CRITICAL_DUTY 0: Load default Full Speed 8'hFF for AUXFANOUT0. 1: Used Index 37 CRITICAL_DUTY Value for AUXFANOUT0.

### 9.174 AUXFAN0 Critical Duty Register – Index 37h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN0 Critical Duty							
DEFAULT	CC							

BIT	DESCRIPTION
7-0	AUXFAN0 Critical Duty.

### 9.175 AUXFANOUT0 Critical Temperature Tolerance Register – Index 38h (Bank 3)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	Reserved					<b>AUXFANOUT0 Critical Temperature Tolerance</b>		
<b>DEFAULT</b>	0			0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-3	<b>Reserved</b>
2-0	<b>AUXFANOUT0 Critical Temperature Tolerance</b>

### 9.176 Weight value Configuration Register – Index 39h (Bank 3)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>EN_AUXFAN0_WEIGHT</b>	Reserved					<b>AUX0_WEIGHT_SEL</b>	
<b>DEFAULT</b>	0	0			0	0	0	1

<b>BIT</b>	<b>DESCRIPTION</b>
7	<b>EN_AUXFAN0_WEIGHT.</b> 0: Disable Weight Value Control for AUXFAN0. 1: Enable Weight Value Control for AUXFAN0.
6-5	<b>Reserved</b>
4-0	<b>AUXFAN0 Weighting Temperature Source Select:</b> <b>Bits</b> <b>4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as SYSFAN monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as SYSFAN monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as SYSFAN monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as SYSFAN monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as SYSFAN monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as SYSFAN monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as SYSFAN monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as SYSFAN monitoring source. 0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as SYSFAN monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as SYSFAN monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as SYSFAN monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as SYSFAN monitoring source. 0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as SYSFAN monitoring source. 0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as SYSFAN monitoring source. 1 0 0 0 0: Select <b>PECI Agent 0</b> as SYSFAN monitoring source. 1 0 0 0 1: Select <b>PECI Agent 1</b> as SYSFAN monitoring source. 1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as SYSFAN monitoring source. 1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as SYSFAN monitoring source. 1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as SYSFAN monitoring source. 1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as SYSFAN monitoring source.

BIT	DESCRIPTION
	1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as SYSFAN monitoring source.
	1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as SYSFAN monitoring source.
	1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as SYSFAN monitoring source.
	1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as SYSFAN monitoring source.
	1 1 0 1 0: Select <b>BYTE_TEMP</b> as SYSFAN monitoring source.

### 9.177 AUXFANOUT0 Temperature Step Register – Index 3Ah (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Temperature Step (AUX0_TEMP_STEP)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT0 Temperature Step

### 9.178 AUXFANOUT0 Temperature Step Tolerance Register – Index 3Bh (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Temperature Step Tolerance (AUX0_TEMP_STEP_TOL)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT0 Temperature Step Tolerance

### 9.179 AUXFANOUT0 Weight Step Register – Index 3Ch (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT Weight Step (AUX0_WEIGHT_STEP)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT0 Weight Step

### 9.180 AUXFANOUT0 Temperature Base Register – Index 3Dh (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Temperature Base (AUX0_TEMP_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT0 Temperature Base

### 9.181 AUXFANOUT0 Temperature Fan Duty Base Register – Index 3Eh (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 Temperature Base (AUX0_FC_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT0 Start point of Fan Duty increasing

### 9.182 AUXFAN0 PECIERR DUTY Enable Register – Index 3Fh (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						EN_AUX0_PECIERR_DUTY	
DEFAULT	0						0	0

BIT	DESCRIPTION
7-2	Reserved
1-0	EN_AUX0_PECIERR_DUTY 00: Disable PECIERR DUTY FANOUT (default) 01: Enable PECIERR DUTY FANOUT, Used Index 41 <b>PECI_ERR_AUXOUT0</b> Value for AUXFANOUT0. 10,11: Keep Full Speed

### 9.183 Reserved Register – Index 40h (Bank 3)

### 9.184 AUXFANOUT0 Pre-Configured Register For PECL Error – Index 41h (Bank 3)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT0 pre-configured register for PECL error (PECI_ERR_AUXOUT0)							
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION
7-0	AUXFANOUT0 pre-configured register for PECl error.

### 9.185 Reserved Register – Index 42h ~ FFh (Bank 3)

### 9.186 PCH\_CHIP\_CPU\_MAX\_TEMP Register – Index 00h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_CHIP_CPU_MAX_TEMP							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	PCH_CHIP_CPU_MAX_TEMP: The maximum temperature in absolute degree C, of the CPU and MCH.

### 9.187 PCH\_CHIP\_TEMP Register – Index 01h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_CHIP_TEMP							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	PCH_CHIP_TEMP The IBX_CHIP temperature in degree C.

### 9.188 PCH\_CPU\_TEMP\_H Register – Index 02h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_CPU_TEMP_H							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	PCH_CPU_TEMP_H The CPU temperature in degree C. (Integer Part)

### 9.189 PCH\_CPU\_TEMP\_L Register – Index 03h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0

<b>NAME</b>	<b>PCH_CPU_TEMP_L</b>						<b>Reserved</b>	<b>Reading_Flag</b>
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>							
7-2	<b>PCH_CPU_TEMP_L</b> The CPU temperature in degree C. (Fractional Part)							
1	<b>Reserved</b>							
0	<b>Reading_Flag:</b> If there is an error when the IBX read the data from the CPU, then Bit0 is set to '1'.							

### 9.190 PCH\_MCH\_TEMP Register – Index 04h (Bank 4)

Attribute: Read

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>PCH_MCH_TEMP</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>							
7-0	<b>PCH_MCH_TEMP</b> The MCH temperature in degree C.							

### 9.191 PCH\_DIM0\_TEMP Register – Index 05h (Bank 4)

Attribute: Read

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>PCH_DIM0_TEMP</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>							
7-0	<b>PCH_DIM0_TEMP</b> The DIM0 temperature in degree C.							

### 9.192 PCH\_DIM1\_TEMP Register – Index 06h (Bank 4)

Attribute: Read

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>PCH_DIM1_TEMP</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>							
7-0	<b>PCH_DIM1_TEMP</b> The DIM1 temperature in degree C.							

**9.193 PCH\_DIM2\_TEMP Register – Index 07h (Bank 4)**

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_DIM2_TEMP							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	PCH_DIM2_TEMP The DIM2 temperature in degree C.							

**9.194 PCH\_DIM3\_TEMP Register – Index 08h (Bank 4)**

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_DIM3_TEMP							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	PCH_DIM3_TEMP The DIM3 temperature in degree C.							

**9.195 PCH\_TSI0\_TEMP\_H Register – Index 09h (Bank 4)**

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_TSI0_TEMP_H							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	PCH_TSI0_TEMP_H The TSI High-Byte temperature in degree C.							

**9.196 PCH\_TSI0\_TEMP\_L Register – Index 0Ah (Bank 4)**

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_TSI0_TEMP_L				Reserved			
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0								

BIT	DESCRIPTION							
7-5	<b>PCH_TSI0_TEMP_L</b> The TSI Low-Byte temperature in degree C.							
4-0	Reserved							

### 9.197 PCH\_TSI1\_TEMP\_H Register – Index 0Bh (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>PCH_TSI1_TEMP_H</b>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	<b>PCH_TSI1_TEMP_H</b> The TSI High-Byte temperature in degree C.							

### 9.198 PCH\_TSI1\_TEMP\_L Register – Index 0Ch (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>PCH_TSI1_TEMP_L</b>				Reserved			
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-5	<b>PCH_TSI1_TEMP_L</b> The TSI Low-Byte temperature in degree C.							
4-0	Reserved							

### 9.199 PCH\_TSI2\_TEMP\_H Register – Index 0Dh (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>PCH_TSI2_TEMP_H</b>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	<b>PCH_TSI2_TEMP_H</b> The TSI High-Byte temperature in degree C.							

### 9.200 PCH\_TSI2\_TEMP\_L Register – Index 0Eh (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

<b>NAME</b>	<b>PCH_TSI2_TEMP_L</b>				Reserved			
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-5	<b>PCH_TSI2_TEMP_L</b> The TSI Low-Byte temperature in degree C.							
4-0	Reserved							

### 9.201 PCH\_TSI3\_TEMP\_H Register – Index 0Fh (Bank 4)

Attribute: Read

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>PCH_TSI3_TEMP_H</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	<b>PCH_TSI3_TEMP_H</b> The TSI High-Byte temperature in degree C.							

### 9.202 PCH\_TSI3\_TEMP\_L Register – Index 10h (Bank 4)

Attribute: Read

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>PCH_TSI3_TEMP_L</b>				Reserved			
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-5	<b>PCH_TSI3_TEMP_L</b> The TSI Low-Byte temperature in degree C.							
4-0	Reserved							

### 9.203 PCH\_TSI4\_TEMP\_H Register – Index 11h (Bank 4)

Attribute: Read

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>PCH_TSI4_TEMP_H</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	<b>PCH_TSI4_TEMP_H</b> The TSI High-Byte temperature in degree C.							

### 9.204 PCH\_TSI4\_TEMP\_L Register – Index 12h (Bank 4)

Attribute: Read  
 Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_TSI4_TEMP_L				Reserved			
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-5	PCH_TSI4_TEMP_L The TSI Low-Byte temperature in degree C.							
4-0	Reserved							

### 9.205 PCH\_TSI5\_TEMP\_H Register – Index 13h (Bank 4)

Attribute: Read  
 Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_TSI5_TEMP_H							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	PCH_TSI5_TEMP_H The TSI High-Byte temperature in degree C.							

### 9.206 PCH\_TSI5\_TEMP\_L Register – Index 14h (Bank 4)

Attribute: Read  
 Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_TSI5_TEMP_L				Reserved			
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-5	PCH_TSI5_TEMP_L The TSI Low-Byte temperature in degree C.							
4-0	Reserved							

### 9.207 PCH\_TSI6\_TEMP\_H Register – Index 15h (Bank 4)

Attribute: Read  
 Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PCH_TSI6_TEMP_H							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							

BIT	DESCRIPTION								
7-0	PCH_TSI6_TEMP_H	The TSI High-Byte temperature in degree C.							

### 9.208 PCH\_TSI6\_TEMP\_L Register – Index 16h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0		
NAME	PCH_TSI6_TEMP_L			Reserved						
DEFAULT	0	0	0	0	0	0	0	0		

BIT	DESCRIPTION								
7-5	PCH_TSI6_TEMP_L	The TSI Low-Byte temperature in degree C.							
4-0	Reserved								

### 9.209 PCH\_TSI7\_TEMP\_H Register – Index 17h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0		
NAME	PCH_TSI7_TEMP_H			Reserved						
DEFAULT	0	0	0	0	0	0	0	0		

BIT	DESCRIPTION								
7-0	PCH_TSI7_TEMP_H	The TSI High-Byte temperature in degree C.							

### 9.210 PCH\_TSI7\_TEMP\_L Register – Index 18h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0		
NAME	PCH_TSI7_TEMP_L			Reserved						
DEFAULT	0	0	0	0	0	0	0	0		

BIT	DESCRIPTION								
7-5	PCH_TSI7_TEMP_L	The TSI Low-Byte temperature in degree C.							
4-0	Reserved								

### 9.211 ByteTemp\_H Register – Index 19h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0		
NAME	ByteTemp_H			Reserved						

NAME	ByteTemp_H							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	ByteTemp_H The TSI Byte format High-Byte temperature in degree C.							

### 9.212 ByteTemp\_L Register – Index 1Ah (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	ByteTemp_L							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	ByteTemp_L The TSI Byte format Low-Byte temperature in degree C.							

### 9.213 Reserved Register – Index 1Bh ~ 22h (Bank 4)

### 9.214 VIN1 High Limit Compared Voltage Register – Index 23h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	VIN1 High Limit Compared Voltage (VIN1_Limth)							
DEFAULT	1	0	0	1	0	1	1	0

BIT	DESCRIPTION							
7-0	VIN1 High Limit Compared Voltage. Default: 0x96h (1.2V)							

### 9.215 VIN1 Low Limit Compared Voltage Register – Index 24h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	VIN1 Low Limit Compared Voltage (VIN1_Limth)							
DEFAULT	0	1	1	0	0	1	0	0

BIT	DESCRIPTION							
7-0	VIN1 Low Limit Compared Voltage. Default: 0x64h (0.8V)							

### 9.216 VIN0 High Limit Compared Voltage Register – Index 25h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	VIN0 High Limit Compared Voltage (VIN0_LimtH)							
DEFAULT	1	0	0	1	0	1	1	0

BIT	DESCRIPTION
7-0	VIN0 High Limit Compared Voltage. Default: 0x96h (1.2V)

### 9.217 VIN0 Low Limit Compared Voltage Register – Index 26h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	VIN0 Low Limit Compared Voltage (VIN0_LimtH)							
DEFAULT	0	1	1	0	0	1	0	0

BIT	DESCRIPTION
7-0	VIN0 Low Limit Compared Voltage. Default: 0x64h (0.8V)

### 9.218 AVCC High Limit Compared Voltage Register – Index 27h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AVCC High Limit Compared Voltage (AVCC_LimtH)							
DEFAULT	1	1	1	0	0	0	0	1

BIT	DESCRIPTION
7-0	AVCC High Limit Compared Voltage. Default: 0xE1h (1.8V *2)

### 9.219 AVCC Low Limit Compared Voltage Register – Index 28h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AVCC Low Limit Compared Voltage (AVCC_LimtH)							
DEFAULT	1	0	0	1	0	1	1	0

BIT	DESCRIPTION
7-0	AVCC Low Limit Compared Voltage (AVCC_LimtH). Default: 0x96h (1.2V *2)

### 9.220 Reserved Register – Index 29h ~ 41h (Bank 4)

### 9.221 Voltage Comparation Interrupt Status Register - Index 42h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED					AVCC_Warn	VIN0_Warn	VIN1_Warn
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-3	Reserved.
2	<b>AVCC_Warn.</b> A one indicates the limit of AVCC voltage has been exceeded.
1	<b>VIN0_Warn.</b> A one indicates the limit of VIN0 voltage has been exceeded.
0	<b>VIN1_Warn</b> A one indicates the limit of VIN1 voltage has been exceeded.

### 9.222 Reserved Register – Index 43h ~ 49h (Bank 4)

### 9.223 AUXTIN1 Temperature Sensor Offset Register – Index 4Ah (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	OFFSET<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>AUXTIN1 Temperature Offset Value.</b> The value in this register is added to the monitored value so that the read value will be the sum of the monitored value and this offset value.

### 9.224 AUXTIN2 Temperature Sensor Offset Register – Index 4Bh (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	OFFSET<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>AUXTIN2 Temperature Offset Value.</b> The value in this register is added to the monitored

BIT	DESCRIPTION
	value so that the read value will be the sum of the monitored value and this offset value.

### 9.225 AUXTIN3 Temperature Sensor Offset Register – Index 4Ch (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	OFFSET<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>AUXTIN3 Temperature Offset Value.</b> The value in this register is added to the monitored value so that the read value will be the sum of the monitored value and this offset value.

### 9.226 Reserved Register – Index 4Eh ~ 4Fh (Bank 4)

### 9.227 Interrupt Status Register 3 – Index 50h (Bank 4)

Attribute: Read Clear

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2	AUXFANOUT1	AUXFANIN2	AUXFANIN1	RESERVED		VBAT	3VSB
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>AUXFANOUT2.</b> “1” indicates that AUXFANOUT2 works for three minutes at the full fan speed.
6	<b>AUXFANOUT1.</b> “1” indicates that AUXFANOUT1 works for three minutes at the full fan speed.
5	<b>AUXFANIN2.</b> A one indicates the fan count limit of AUXFANIN2 has been exceeded.
4	<b>AUXFANIN1.</b> A one indicates the fan count limit of AUXFANIN1 has been exceeded.
2-3	<b>Reserved.</b>
1	<b>VBAT.</b> A one indicates the high or low limit of VBAT has been exceeded.
0	<b>3VSB.</b> A one indicates the high or low limit of 3VSB has been exceeded.

### 9.228 SMI# Mask Register 4 – Index 51h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED	TAR5	TAR4	TAR3	RESERVED		SMSKVBAT	SMSKVSB
DEFAULT	0	1	1	1	0	0	1	1

BIT	DESCRIPTION
7	<b>Reserved.</b>
6	<b>TAR5.</b> A one disables the corresponding interrupt status bit for the <u>SMI</u> interrupt. (See Interrupt Status Register 3 – Index 50h (Bank 4))
5	<b>TAR4.</b> A one disables the corresponding interrupt status bit for the <u>SMI</u> interrupt. (See Interrupt Status Register 3 – Index 50h (Bank 4))
4	<b>TAR3.</b> A one disables the corresponding interrupt status bit for the <u>SMI</u> interrupt. (See Interrupt Status Register 3 – Index 45h (Bank 0))
3-2	<b>Reserved.</b>
1	<b>SMSKVBAT.</b> A one disables the corresponding interrupt status bit for the <u>SMI</u> interrupt. (See Interrupt Status Register 3 – Index 50h (Bank 4))
0	<b>SMSKVSB.</b> A one disables the corresponding interrupt status bit for the <u>SMI</u> interrupt. (See Interrupt Status Register 3 – Index 50h (Bank 4))

### 9.229 Reserved Register – Index 52h ~ 53h (Bank 4)

### 9.230 SYSTIN Temperature Sensor Offset Register – Index 54h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	OFFSET<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>SYSTIN Temperature Offset Value.</b> The value in this register is added to the monitored value so that the read value will be the sum of the monitored value and this offset value.

### 9.231 CPUTIN Temperature Sensor Offset Register – Index 55h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	OFFSET<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>CPUTIN Temperature Offset Value.</b> The value in this register will be added to the monitored value so that the read value is the sum of the monitored value and this offset value.

### 9.232 AUXTINO Temperature Sensor Offset Register – Index 56h (Bank 4)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	OFFSET<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	<b>AUXTINO Temperature Offset Value.</b> The value in this register is added to the monitored value so that the read value is the sum of the monitored value and this offset value.

### 9.233 Reserved Register – Index 57h-58h (Bank 4)

### 9.234 Real Time Hardware Status Register I – Index 59h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANIN_STS	SYSFANIN_STS	CPUTIN_STS	SYSTIN_STS	3VCC_STS	AVCC_STS	VIN1_STS	CPUVCORE_STS
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>CPUFANIN_STS. CPUFANIN Status.</b> 1: Fan speed count is over the threshold value. 0: Fan speed count is in the allowed range.
6	<b>SYSFANIN_STS. SYSFANNIN Status.</b> 1: Fan speed count is over the threshold value. 0: Fan speed count is in the allowed range.
5	<b>CPUTIN_STS. CPUTIN Temperature Sensor Status.</b> 1: Temperature exceeds the over-temperature value. 0: Temperature is under the hysteresis value.
4	<b>SYSTIN_STS. SYSTIN Temperature Sensor Status.</b> 1: Temperature exceeds the over-temperature value. 0: Temperature is under the hysteresis value.
3	<b>3VCC_STS. 3VCC Voltage Status.</b> 1: 3VCC voltage is over or under the allowed range. 0: 3VCC voltage is in the allowed range.
2	<b>AVCC_STS. AVCC Voltage Status.</b> 1: AVCC voltage is over or under the allowed range. 0: AVCC voltage is in the allowed range.
1	<b>VIN1_STS. VIN1 Voltage Status.</b> 1: VIN1 voltage is over or under the allowed range. 0: VIN1 voltage is in the allowed range.
0	<b>CPUVCORE_STS. CPUVCORE Voltage Status.</b> 1: CPUVCORE voltage is over or under the allowed range. 0: CPUVCORE voltage is in the allowed range.

### 9.235 Real Time Hardware Status Register II – Index 5Ah (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	TAR2_STS	TAR1_STS	AUXTIN_STS	CASEOPEN0_STS	AUXFANIN0_STS	AUXFANIN1_STS	CASEOPEN1_STS	VIN0_STS
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>TAR2_STS. Smart Fan of CPUFANIN Warning Status.</b> 1: Selected temperature has been over the target temperature for three minutes at full fan speed in Thermal Cruise Mode and SMART FAN™ IV. 0: Selected temperature has not reached the warning range.
6	<b>TAR1_STS. Smart Fan of SYSFANIN Warning Status.</b> 1: SYSTIN temperature has been over the target temperature for three minutes at full fan speed in Thermal Cruise Mode and SMART FAN™ IV. 0: SYSTIN temperature has not reached the warning range.
5	<b>AUXTIN_STS. AUXTIN Temperature Sensor Status.</b> 1: Temperature exceeds the over-temperature value. 0: Temperature is under the hysteresis value.
4	<b>CASEOPEN0_STS. CaseOpen Status.</b> 1: Caseopen is detected and latched. 0: Caseopen is not latched.
3	<b>AUXFANIN0_STS. AUXFANIN0 Status.</b> 1: Fan speed count is over the threshold value. 0: Fan speed count is in the allowed range.
2	<b>AUXFANIN1_STS. AUXFANIN1 Status.</b> 1: Fan speed count is over the threshold value. 0: Fan speed count is in the allowed range.
1	<b>CASEOPEN1_STS. CaseOpen Status.</b> 1: Caseopen is detected and latched. 0: Caseopen is not latched.
0	<b>VIN0_STS. VIN0 Voltage Status.</b> 1: VIN0 voltage is over or under the allowed range. 0: VIN0 voltage is in the allowed range.

### 9.236 Real Time Hardware Status Register III – Index 5Bh (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANIN2_STS	TAR5_STS	VIN8_STS	VIN4_STS	TAR4_STS	TAR3_STS	VBAT_STS	VSB_STS
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>AUXFANIN1_STS. AUXFANIN2 Status.</b> 1: Fan speed count is over the threshold value. 0: Fan speed count is in the allowed range.
6	<b>TAR5_STS. Smart Fan of AUXFANIN2 Warning Status.</b> 1: The selected temperature has been over the target temperature for three minutes at full fan speed in Thermal Cruise Mode and SMART FAN™ IV. 0: The selected temperature has not reached the warning range.
5	<b>VIN8_STS. VIN8 Voltage Status.</b> 1: VIN8 Voltage is over or under the allowed range. 0: VIN8 Voltage is in the allowed range.
4	<b>VIN4_STS. VIN4 Voltage Status.</b> 1: VIN4 voltage is over or under the allowed range. 0: VIN4 voltage is in the allowed range.
3	<b>TAR4_STS. Smart Fan of AUXFANIN1 Warning Status.</b> 1: The selected temperature has been over the target temperature for three minutes at full fan speed in Thermal Cruise Mode and SMART FAN™ IV. 0: The selected temperature has not reached the warning range.
2	<b>TAR3_STS. Smart Fan of AUXFANIN0 Warning Status.</b> 1: The selected temperature has been over the target temperature for three minutes at full fan speed in Thermal Cruise Mode and SMART FAN™ IV. 0: The selected temperature has not reached the warning range.
1	<b>VBAT_STS. VBAT Voltage Status.</b> 1: The VBAT voltage is over or under the allowed range. 0: The VBAT voltage is in the allowed range.
0	<b>VSB_STS. 3VSB Voltage Status.</b> 1: The 3VSB voltage is over or under the allowed range. 0: The 3VSB voltage is in the allowed range.

### 9.237 Reserved Register – Index 5Ch ~ 5Fh (Bank 4)

### 9.238 Is<8:1> Current Register – Index 60h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Is<8:1>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	Is<8:1>. Current measure by current measure IC (1LSB=31.25mA)

### 9.239 Is<0> Current Register – Index 61h (Bank 4)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>Reserved</b>							<b>Is&lt;0&gt;</b>
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-1	<b>Reserved</b>
0	<b>Is&lt;0&gt;</b> . Current measure by current measure IC (1LSB=31.25mA)

### 9.240 POWER <9:2> Register – Index 62h (Bank 4)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>POWER &lt;9:2&gt;</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	<b>POWER &lt;9:2&gt;</b> . Power calculate by IO (1LSB=0.25W)

### 9.241 POWER<1:0> Register – Index 63h (Bank 4)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>Reserved</b>							<b>POWER&lt;1:0&gt;</b>
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-1	<b>Reserved</b>
1:0	<b>POWER&lt;1:0&gt;</b> . Power calculate by IO (1LSB=0.25W)

### 9.242 VIN Register – Index 64h (Bank 4)

Attribute: Read Only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>VIN</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	<b>VIN</b> . Power voltage given by customer. (1LSB=128mV)

**9.243 Rreg Setting Register – Index 65h (Bank 4)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Rreg							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	Rreg. Equivalent electric impedance in order to calculate Is. (1LSB=1m ohm)

**9.244 Reg\_Ratio\_K and POWER\_Voltage Enable Register – Index 66h (Bank 4)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reg_Ration_K				Reserved			Power_Volt_En
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-4	Reg_Ration_K: The ration in order to make power voltage input to IO is below 2.048. Reg_Ration_K=(R1+R2)/(R1)
3-1	Reserved
0	Power_Volt_En 0:Power voltage is monitored by IO 1:Power voltage is given by customer

**9.245 POWER\_V Register – Index 67h (Bank 4)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	POWER_V							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	POWER_V: Power voltage (1LSB=128mV)

**9.246 Reserved Register – Index 68h ~ 7Fh (Bank 4)****9.247 Value RAM — Index 80h ~ 96h (Bank 4)**

ADDRESS A6-A0	DESCRIPTION
80h	CPUVCORE reading
81h	VIN1 reading
82h	AVCC reading
83h	3VCC reading
84h	VIN0 reading
85h	VIN8 reading
86h	VIN4 reading
87h	3VSB reading
88h	VBAT reading
89h	VTT reading
8Ah	VIN5 reading
8Bh	VIN6 reading
8Ch	VIN2 reading
8Dh	VIN3 reading
8Eh	VIN7 reading
8Fh	Reserved
90h	SYSTIN temperature reading
91h	CPUTIN temperature reading
92h	AUXTIN0 temperature reading
93h	AUXTIN1 temperature reading
94h	AUXTIN2 temperature reading
95h	AUXTIN3 temperature reading

#### 9.248 (SYSFANIN) FANIN1 COUNT High-byte Register – Index B0h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	FANCNT1 [12:5]							
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION
7-0	FANCNT1_H: 13-bit SYSFANIN Fan Count, High Byte

#### 9.249 (SYSFANIN) FANIN1 COUNT Low-byte Register – Index B1h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0

NAME	RESERVED	FANCNT1 [4:0]
DEFAULT	0	1F

BIT	DESCRIPTION
7-5	Reserved.
4-0	FANCNT1_L: 13-bit SYSFANIN Fan Count, Low Byte

### 9.250 (CPUFANIN) FANIN2 COUNT High-byte Register – Index B2h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	FANCNT2 [12:5]							
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION
7-0	FANCNT2_H: 13-bit CPUFANIN Fan Count, High Byte

### 9.251 (CPUFANIN) FANIN2 COUNT Low-byte Register – Index B3h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED							
DEFAULT	0							

BIT	DESCRIPTION
7-5	Reserved.
4-0	FANCNT2_L: 13-bit CPUFANIN Fan Count, Low Byte

### 9.252 (AUXFANIN0) FANIN3 COUNT High-byte Register – Index B4h (Bank 4)

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	FANCNT3 [12:5]							
DEFAULT	1							

BIT	DESCRIPTION
7-0	FANCNT3_H: 13-bit AUXFANIN0 Fan Count, High Byte

### 9.253 (AUXFANIN0) FANIN3 COUNT Low-byte Register – Index B5h (Bank 4)

Attribute: Read  
 Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				FANCNT3 [4:0]			
DEFAULT	0				1F			

BIT	DESCRIPTION							
7-5	Reserved.							
4-0	FANCNT3_L: 13-bit AUXFANIN0 Fan Count, Low Byte							

### 9.254 (AUXFANIN1) FANIN4 COUNT High-byte Register – Index B6h (Bank 4)

Attribute: Read  
 Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	FANCNT4 [12:5]							
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION							
7-0	FANCNT4_H: 13-bit AUXFANIN0 Fan Count, High Byte							

### 9.255 (AUXFANIN1) FANIN4 COUNT Low-byte Register – Index B7h (Bank 4)

Attribute: Read  
 Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				FANCNT4 [4:0]			
DEFAULT	0				1F			

BIT	DESCRIPTION							
7-5	Reserved.							
4-0	FANCNT4_L: 13-bit AUXFANIN0 Fan Count, Low Byte							

### 9.256 (AUXFANIN2) FANIN5 COUNT High-byte Register – Index B8h (Bank 4)

Attribute: Read  
 Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	FANCNT5 [12:5]							
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION							
7-0								

7-0	FANCNT5_H: 13-bit AUXFANIN2 Fan Count, High Byte
-----	--

**9.257 (AUXFANIN2) FANIN5 COUNT Low-byte Register – Index B9h (Bank 4)**

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				FANCNT5 [4:0]			
DEFAULT	0				1F			

BIT	DESCRIPTION							
7-5	Reserved.							
4-0	FANCNT5_L: 13-bit AUXFANIN2 Fan Count, Low Byte							

**9.258 Reserved Register – Index BAh ~ BFh (Bank 4)****9.259 SYSFANIN SPEED HIGH-BYTE VALUE (RPM) - Index C0h (Bank 4)**

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANIN SPEED HIGH-BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	SYSFANIN SPEED HIGH-BYTE VALUE.							

**9.260 SYSFANIN SPEED LOW-BYTE VALUE (RPM) - Index C1h (Bank 4)**

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	SYSFANIN SPEED LOW-BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-0	SYSFANIN SPEED LOW-BYTE VALUE.							

**9.261 CPUFANIN SPEED HIGH-BYTE VALUE (RPM) – Index C2h (Bank 4)**

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0

NAME	CPUFANIN SPEED HIGH-BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	CPUFANIN SPEED HIGH-BYTE VALUE.

### 9.262 CPUFANIN SPEED LOW-BYTE VALUE (RPM) – Index C3h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	CPUFANIN SPEED LOW-BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	CPUFANIN SPEED LOW-BYTE VALUE.

### 9.263 AUXFANIN0 SPEED HIGH-BYTE VALUE (RPM) – Index C4h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANIN0 SPEED HIGH-BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	AUXFANIN0 SPEED HIGH-BYTE VALUE.

### 9.264 AUXFANIN0 SPEED LOW-BYTE VALUE (RPM) – Index C5h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANIN0 SPEED LOW-BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	AUXFANIN0 SPEED LOW-BYTE VALUE.

### 9.265 AUXFANIN1 SPEED HIGH-BYTE VALUE (RPM) – Index C6h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANIN1 SPEED HIGH -BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	AUXFANIN1 SPEED HIGH-BYTE VALUE.

### 9.266 AUXFANIN1 SPEED LOW-BYTE VALUE (RPM) – Index C7h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANIN1 SPEED LOW-BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	AUXFANIN1 SPEED LOW-BYTE VALUE.

### 9.267 AUXFANIN2 SPEED HIGH-BYTE VALUE (RPM) – Index C8h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANIN2 SPEED HIGH -BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	AUXFANIN2 SPEED HIGH-BYTE VALUE.

### 9.268 AUXFANIN2 SPEED LOW-BYTE VALUE (RPM) – Index C9h (Bank 4)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANIN2 SPEED LOW-BYTE VALUE							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	AUXFANIN2 SPEED LOW-BYTE VALUE.

### 9.269 Reserved Register – Index 00h ~ 53h (Bank 5)

### 9.270 Value RAM 2 — Index 50h-5Fh (Bank 5)

ADDRESS A6-A0	DESCRIPTION
54h	<b>3VSB High Limit</b>
55h	<b>3VSB Low Limit</b>
56h	<b>VBAT High Limit</b>
57h	<b>VBAT Low Limit</b>
58h	<b>VTT High Limit</b>
59h	<b>VTT Low Limit</b>
5Ah	<b>VIN5 High Limit</b>
5Bh	<b>VIN5 Low Limit</b>
5Ch	<b>VIN6 High Limit</b>
5Dh	<b>VIN6 Low Limit</b>
5Eh	<b>VIN2 High Limit</b>
5Fh	<b>VIN2 Low Limit</b>
60h	<b>VIN3 High Limit</b>
61h	<b>VIN3 Low Limit</b>
62h	<b>VIN7 High Limit</b>
63h	<b>VIN7 Low Limit</b>

### 9.271 SMI# Mask Register 1 – Index 66h (Bank 5)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved	Reserved	VIN7	VIN3	VIN2	VIN6	VIN5	VTT
DEFAULT	0	0	1	1	1	1	1	1

BIT	DESCRIPTION
7	Reserved
6	Reserved
5	VIN7
4	VIN3
3	VIN2
2	VIN6
1	VIN5
0	VTT

A one disables the corresponding interrupt status bit for the SMI interrupt. (See Interrupt Status Register 1 – Index 41h (Bank0))

### 9.272 Interrupt Status Register – Index 67h (Bank 5)

Attribute: Read Clear

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved	Reserved	VIN7	VIN3	VIN2	VIN6	VIN5	VTT
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>Reserved.</b>
6	<b>Reserved.</b>
5	<b>VIN7.</b> A one indicates the high or low limit of VIN7 has been exceeded.
4	<b>VIN3.</b> A one indicates the high or low limit of VIN3 has been exceeded.
3	<b>VIN2.</b> A one indicates the high or low limit of VIN2 has been exceeded.
2	<b>VIN6.</b> A one indicates the high or low limit of VIN6 has been exceeded.
1	<b>VIN5.</b> A one indicates the high or low limit of VIN5 has been exceeded.
0	<b>VTT.</b> A one indicates the high or low limit of VTT has been exceeded.

### 9.273 Real Time Hardware Status Register – Index 68h (Bank 5)

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved	Reserved	VIN7_STS	VIN3_STS	VIN2_STS	VIN6_STS	VIN5_STS	VTT_STS
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>Reserved</b>
6	<b>Reserved</b>
5	<b>VIN7_STS. VIN7 Voltage Status.</b> 1: VIN7 voltage is over or under the allowed range. 0: VIN7 voltage is in the allowed range.
4	<b>VIN3_STS. VIN3 Voltage Status.</b> 1: VIN3 voltage is over or under the allowed range. 0: VIN3 voltage is in the allowed range.
3	<b>VIN2_STS. VIN2 Voltage Status.</b> 1: VIN2 voltage is over or under the allowed range. 0: VIN2 voltage is in the allowed range.
2	<b>VIN6_STS. VIN6 Voltage Status.</b> 1: VIN6 voltage is over or under the allowed range. 0: VIN6 voltage is in the allowed range.
1	<b>VIN5_STS. VIN5 Voltage Status.</b> 1: VIN5 voltage is over or under the allowed range. 0: VIN5 voltage is in the allowed range.
0	<b>VTT_STS. VTT Voltage Status.</b> 1: VTT voltage is over or under the allowed range. 0: VTT voltage is in the allowed range.

### 9.274 Reserved Register – Index 69h ~ FFh (Bank 5)

### 9.275 Close-Loop Fan Control RPM mode Register – Index 00 (Bank 6)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED			En_AUX2_RPM	En_AUX1_RPM	En_AUX0_RPM	En_CPU_RPM	En_SYS_RPM
DEFAULT	0			0	0	0	0	0

BIT	DESCRIPTION
7-5	<b>RESERVED</b>
4	<b>En_AUX2_RPM</b> 0: Disable SMART FAN™ IV Close Loop Fan Control RPM Mode. 1: Enable SMART FAN™ IV Close Loop Fan Control RPM Mode.
3	<b>En_AUX1_RPM</b> 0: Disable SMART FAN™ IV Close Loop Fan Control RPM Mode. 1: Enable SMART FAN™ IV Close Loop Fan Control RPM Mode.
2	<b>En_AUX0_RPM</b> 0: Disable SMART FAN™ IV Close Loop Fan Control RPM Mode. 1: Enable SMART FAN™ IV Close Loop Fan Control RPM Mode.
1	<b>En_CPU_RPM</b> 0: Disable SMART FAN™ IV Close Loop Fan Control RPM Mode. 1: Enable SMART FAN™ IV Close Loop Fan Control RPM Mode.
0	<b>En_SYS_RPM</b> 0: Disable SMART FAN™ IV Close Loop Fan Control RPM Mode. 1: Enable SMART FAN™ IV Close Loop Fan Control RPM Mode.

### 9.276 SYSFAN RPM Mode Tolerance Register – Index 01 (Bank 6)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				Generic_Tol_SYS_RPM			
DEFAULT	0				0			

BIT	DESCRIPTION
7-4	<b>RESERVED</b>
3-0	Tolerance of RPM mode, unit 50 RPM. If Enable RPM High Mode ( Bank6 index6 bit0 ) , unit is 100 RPM.

**9.277 CPUFAN RPM Mode Tolerance Register – Index 02 (Bank 6)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				Generic_Tol_CPU_RPM			
DEFAULT	0				0			

BIT	DESCRIPTION
7-4	RESERVED
3-0	Tolerance of RPM mode, unit 50 RPM. If Enable RPM High Mode (Bank6 index6 bit1) , unit is 100 RPM.

**9.278 AUXFAN0 RPM Mode Tolerance Register – Index 03 (Bank 6)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				Generic_Tol_AUX0_RPM			
DEFAULT	0				0			

BIT	DESCRIPTION
7-4	RESERVED
3-0	Tolerance of RPM mode, unit 50 RPM. If Enable RPM High Mode (Bank6 index6 bit2) , unit is 100 RPM.

**9.279 AUXFAN1 RPM Mode Tolerance Register – Index 04 (Bank 6)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				Generic_Tol_AUX1_RPM			
DEFAULT	0				0			

BIT	DESCRIPTION
7-4	RESERVED
3-0	Tolerance of RPM mode, unit 50 RPM. If Enable RPM High Mode (Bank6 index6 bit3) , unit is 100 RPM.

**9.280 AUXFAN2 RPM Mode Tolerance Register – Index 05 (Bank 6)**

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>RESERVED</b>					<b>Generic_Tol_AUX2_RPM</b>		
<b>DEFAULT</b>	0					0		

<b>BIT</b>	<b>DESCRIPTION</b>
7-4	<b>RESERVED</b>
3-0	Tolerance of RPM mode, unit 50 RPM. If Enable RPM High Mode (Bank6 index6 bit4) , unit is 100 RPM.

### 9.281 Enable RPM High Mode Register – Index 00 (Bank 6)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>RESERVED</b>		<b>En_AUX2_RPM_HIGH</b>	<b>En_AUX1_RPM_HIGH</b>	<b>En_AUX0_RPM_HIGH</b>	<b>En_CPU_RPM_HIGH</b>	<b>En_SYS_RPM_HIGH</b>	
<b>DEFAULT</b>	0		0	0	0	0	0	

<b>BIT</b>	<b>DESCRIPTION</b>
7-5	<b>RESERVED</b>
4	<b>En_AUX2_RPM_HIGH</b> For High Speed Fan Control at RPM Mode, the unit is 100 RPM. Support 100 rpm ~ 25500 rpm Fan, 0: Disable 1: Enable
3	<b>En_AUX1_RPM_HIGH</b> For High Speed Fan Control at RPM Mode, the unit is 100 RPM. Support 100 rpm ~ 25500 rpm Fan, 0: Disable 1: Enable
2	<b>En_AUX0_RPM_HIGH</b> For High Speed Fan Control at RPM Mode, the unit is 100 RPM. Support 100 rpm ~ 25500 rpm Fan, 0: Disable 1: Enable
1	<b>En_CPU_RPM_HIGH</b> For High Speed Fan Control at RPM Mode, the unit is 100 RPM. Support 100 rpm ~ 25500 rpm Fan, 0: Disable 1: Enable
0	<b>En_SYS_RPM_HIGH</b> For High Speed Fan Control at RPM Mode, the unit is 100 RPM. Support 100 rpm ~ 25500 rpm Fan,

	0: Disable 1: Enable
--	-------------------------

### 9.282 SMIOVT1 Temperature Source Select Register – Index 21 (Bank 6)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED			SMIOVT_SRC1				
DEFAULT	0	0	0	0	0	0	0	1

BIT	DESCRIPTION
7-5	RESERVED
4-0	<p><b>SMIOVT1 Temperature selection.</b></p> <p><b>Bits</b></p> <p><b>4 3 2 1 0</b></p> <p>0 0 0 0 1: Select <b>SYSTIN</b> as SYSFAN monitoring source. (Default)      0 0 0 1 0: Select <b>CPUTIN</b> as SYSFAN monitoring source.      0 0 0 1 1: Select <b>AUXTIN0</b> as SYSFAN monitoring source.      0 0 1 0 0: Select <b>AUXTIN1</b> as SYSFAN monitoring source.      0 0 1 0 1: Select <b>AUXTIN2</b> as SYSFAN monitoring source.      0 0 1 1 0: Select <b>AUXTIN3</b> as SYSFAN monitoring source.      0 0 1 1 1: Reserved.      0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as SYSFAN monitoring source.      0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as SYSFAN monitoring source.      0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as SYSFAN monitoring source.      0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as SYSFAN monitoring source.      0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as SYSFAN monitoring source.      0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as SYSFAN monitoring source.      0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as SYSFAN monitoring source.      0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as SYSFAN monitoring source.      1 0 0 0 0: Select <b>PECI Agent 0</b> as SYSFAN monitoring source.      1 0 0 0 1: Select <b>PECI Agent 1</b> as SYSFAN monitoring source.      1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as SYSFAN monitoring source.      1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as SYSFAN monitoring source.      1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as SYSFAN monitoring source.      1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as SYSFAN monitoring source.      1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as SYSFAN monitoring source.      1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as SYSFAN monitoring source.      1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as SYSFAN monitoring source.      1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as SYSFAN monitoring source.      1 1 0 1 0: Select <b>BYTE_TEMP</b> as SYSFAN monitoring source.</p>

### 9.283 SMIOVT2 Temperature Source Select Register – Index 22 (Bank 6)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0	
NAME	RESERVED			SMIOVT_SRC2					
DEFAULT	0	0	0	0	0	0	1	0	

BIT	DESCRIPTION
7-5	RESERVED
4-0	<p><b>SMIOVT2 Temperature selection.</b></p> <p><b>Bits</b></p> <p><b>4 3 2 1 0</b></p> <p>0 0 0 0 1: Select <b>SYSTIN</b> as SYSFAN monitoring source. (Default)</p> <p>0 0 0 1 0: Select <b>CPUTIN</b> as SYSFAN monitoring source.</p> <p>0 0 0 1 1: Select <b>AUXTIN0</b> as SYSFAN monitoring source.</p> <p>0 0 1 0 0: Select <b>AUXTIN1</b> as SYSFAN monitoring source.</p> <p>0 0 1 0 1: Select <b>AUXTIN2</b> as SYSFAN monitoring source.</p> <p>0 0 1 1 0: Select <b>AUXTIN3</b> as SYSFAN monitoring source.</p> <p>0 0 1 1 1: Reserved.</p> <p>0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as SYSFAN monitoring source.</p> <p>0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as SYSFAN monitoring source.</p> <p>0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as SYSFAN monitoring source.</p> <p>0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as SYSFAN monitoring source.</p> <p>0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as SYSFAN monitoring source.</p> <p>0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as SYSFAN monitoring source.</p> <p>0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as SYSFAN monitoring source.</p> <p>0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as SYSFAN monitoring source.</p> <p>1 0 0 0 0: Select <b>PECI Agent 0</b> as SYSFAN monitoring source.</p> <p>1 0 0 0 1: Select <b>PECI Agent 1</b> as SYSFAN monitoring source.</p> <p>1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as SYSFAN monitoring source.</p> <p>1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as SYSFAN monitoring source.</p> <p>1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as SYSFAN monitoring source.</p> <p>1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as SYSFAN monitoring source.</p> <p>1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as SYSFAN monitoring source.</p> <p>1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as SYSFAN monitoring source.</p> <p>1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as SYSFAN monitoring source.</p> <p>1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as SYSFAN monitoring source.</p> <p>1 1 0 1 0: Select <b>BYTE_TEMP</b> as SYSFAN monitoring source.</p>

#### 9.284 Reserved Register – Index 23~39h (Bank 6)

#### 9.285 (SYSFANIN) Fan Count Limit High-byte Register – Index 3Ah (Bank 6)

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	FANIN1_HL [12:5]							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	FANIN1_HL: 13-bit SYSFANIN Fan Count Limit, High Byte

### 9.286 (SYSFANIN) Fan Count Limit Low-byte Register – Index 3Bh (Bank 6)

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				FANIN1_HL [4:0]			
DEFAULT	0				0			

BIT	DESCRIPTION
7-5	Reserved.
4-0	FANIN1_HL: 13-bit SYSFANIN Fan Count Limit, Low Byte

### 9.287 (CPUFANIN) Fan Count Limit High-byte Register – Index 3Ch (Bank 6)

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				FANIN2_HL [12:5]			
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	FANIN2_HL: 13-bit CPUFANIN Fan Count Limit, High Byte

### 9.288 (CPUFANIN) Fan Count Limit Low-byte Register – Index 3Dh (Bank 6)

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED				FANIN2_HL [4:0]			
DEFAULT	0				0			

BIT	DESCRIPTION
7-5	Reserved.
4-0	FANIN2_HL: 13-bit CPUFANIN Fan Count Limit, Low Byte

### 9.289 (AUXFANIN0) Fan Count Limit High-byte Register – Index 3Eh (Bank 6)

Attribute: Read /Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>FANIN3_HL [12:5]</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	<b>FANIN3_HL:</b> 13-bit AUXFANIN0 Fan Count Limit, High Byte

### 9.290 (AUXFANIN0) Fan Count Limit Low-byte Register – Index 3Fh (Bank 6)

Attribute: Read /Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>RESERVED</b>							
<b>DEFAULT</b>	0							

<b>BIT</b>	<b>DESCRIPTION</b>
7-5	<b>Reserved.</b>
4-0	<b>FANIN3_HL:</b> 13-bit AUXFANIN0 Fan Count Limit, Low Byte

### 9.291 (AUXFANIN1) Fan Count Limit High-byte Register – Index 40h (Bank 6)

Attribute: Read /Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>FANIN4_HL [12:5]</b>							
<b>DEFAULT</b>	0							

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	<b>FANIN4_HL:</b> 13-bit AUXFANIN1 Fan Count Limit, High Byte

### 9.292 (AUXFANIN1) Fan Count Limit Low-byte Register – Index 41h (Bank 6)

Attribute: Read /Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>RESERVED</b>							
<b>DEFAULT</b>	0							

<b>BIT</b>	<b>DESCRIPTION</b>
7-5	<b>Reserved.</b>
4-0	<b>FANIN4_HL:</b> 13-bit AUXFANIN1 Fan Count Limit, Low Byte

**9.293 (AUXFANIN2) Fan Count Limit High-byte Register – Index 42h (Bank 6)**

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	FANIN5_HL [12:5]							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-0	FANIN5_HL: 13-bit AUXFANIN2 Fan Count Limit, High Byte

**9.294 (AUXFANIN2) Fan Count Limit Low-byte Register – Index 43h (Bank 6)**

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED			FANIN5_HL [4:0]				
DEFAULT	0			0				

BIT	DESCRIPTION
7-5	Reserved.
4-0	FANIN5_HL: 13-bit AUXFANIN2 Fan Count Limit, Low Byte

**9.295 SYSFANIN Revolution Pulses Selection Register – Index 44h (Bank 6)**

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						HM_Rev_Pulse_Fan1_Sel	
DEFAULT	0	0	0	0	0	0	1	0

BIT	DESCRIPTION
7-2	Reserved
1-0	<b>SYSFANIN Revolution Pulses Selection</b> = 00, four pulses per revolution. = 01, one pulse per revolution. = 10, two pulses per revolution. (default) = 11, three pulses per revolution.

**9.296 CPUFANIN Revolution Pulses Selection Register – Index 45h (Bank 6)**

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						HM_Rev_Pulse_Fan2_Sel	
DEFAULT	0	0	0	0	0	0	1	0

BIT	DESCRIPTION
7-2	Reserved
1-0	<b>CPUFANIN Revolution Pulses Selection</b> = 00, four pulses per revolution. = 01, one pulse per revolution. = 10, two pulses per revolution. (default) = 11, three pulses per revolution.

### 9.297 AUXFANIN0 Revolution Pulses Selection Register – Index 46h (Bank 6)

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						HM_Rev_Pulse_Fan3_Sel	
DEFAULT	0	0	0	0	0	0	1	0

BIT	DESCRIPTION
7-2	Reserved
1-0	<b>AUXFANIN0 Revolution Pulses Selection</b> = 00, four pulses per revolution. = 01, one pulse per revolution. = 10, two pulses per revolution. (default) = 11, three pulses per revolution.

### 9.298 AUXFANIN1 Revolution Pulses Selection Register – Index 47h (Bank 6)

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						HM_Rev_Pulse_Fan4_Sel	
DEFAULT	0	0	0	0	0	0	1	0

BIT	DESCRIPTION
7-2	Reserved
1-0	<b>AUXFANIN1 Revolution Pulses Selection</b> = 00, four pulses per revolution. = 01, one pulse per revolution. = 10, two pulses per revolution. (default) = 11, three pulses per revolution.

### 9.299 AUXFANIN2 Revolution Pulses Selection Register – Index 48h (Bank 6)

Attribute: Read /Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						HM_Rev_Pulse_Fan5_Sel	
DEFAULT	0	0	0	0	0	0	1	0

BIT	DESCRIPTION
7-2	Reserved
1-0	<b>AUXFANIN2 Revolution Pulses Selection</b> = 00, four pulses per revolution. = 01, one pulse per revolution. = 10, two pulses per revolution. (default) = 11, three pulses per revolution.

### 9.300 Reserved Register – Index 49~FFh (Bank 6)

### 9.301 PECL Function Control Registers – Index 01 ~ 04h (Bank 7)

#### 9.302 PECL Enable Function Register – Index 01h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI_En	Reserved				Is_PECI30	Manual_En	Routine_En
DEFAULT	0	0	0	1	0	1	0	0

BIT	READ / WRITE	DESCRIPTION
7	R / W	Enable PECL Function. ( <b>PECI_En</b> )
6 ~ 3	R / W	Reserved
2	R / W	Enable PECL 3.0 Command function ( <b>Is_PECI30</b> )
1	R / W	Enable PECL 3.0 Manual Function ( <b>Manual_En</b> ) ( <b>One-shot clear</b> )
0	R / W	Enable PECL 3.0 Routine Function ( <b>Routine_En</b> )

### 9.303 PECL Timing Config Register – Index 02h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved		TN_Extend		Adj[2:0]			PECL_DC
DEFAULT	0	0	0	0	0	0	1	0

BIT	READ / WRITE	DESCRIPTION
7 ~ 6	R / W	Reserve
5	R / W	<b>TN_Extend[1:0]</b> Adjust Transaction Rate. $00_{BIN}$ = 1.5 MHz (Default) $01_{BIN}$ = 750 KHz $10_{BIN}$ = 375 KHz $11_{BIN}$ = 187.5 KHz
4	R / W	
3	R / W	<b>Adj[2:0]</b>
2	R / W	Compensate the effect of rising time on physical bus
1	R / W	Default Value = 001
0	R / W	Adjust PECI Tbit Duty cycle selection. ( <b>PECI_DC</b> ) 0 = 75% Tbit high duty cycle time. (Default) 1 = 68% Tbit high duty cycle time.

### 9.304 PECI Agent Config Register – Index 03h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved		En_Agt[1:0]		Reserved		Domain1_Agt1	Domain1_Agt0
DEFAULT	0	0	0	0	0	0	0	0

BIT	READ / WRITE	DESCRIPTION
7 ~ 6	R / W	Reserved
5	R / W	<b>En_Agt[1:0] Enable Agent</b> 00 = Disable Agent. 01= Enable Agent0. 10 = Reserved. 11 = Enable Agent0 and Agent1.
4	R / W	
3 ~ 2	R / W	Reserved
1	R / W	Enable domain 1 for Agent1 0 = Agent1 without domain1 1 = Agent1 with domain 1
0	R / W	Enable domain 1 for Agent0 0 = Agent0 without domain 1 1 = Agent0 with domain 1

### 9.305 PECI Temperature Config Register – Index 04h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Virtual_En	Reserved		Clamp	Reserved	RtDmn_Agt[1:0]		RtHigher
DEFAULT	0	0	0	0	0	0	0	0

BIT	READ / WRITE	DESCRIPTION
7	R / W	Virtual Temp Function Enable.( <b>Virtual_En</b> ) When enable this function, the temperature raw data can use LPC to write raw data to CR 17 <sub>HEX</sub> ~ CR 1E <sub>HEX</sub>
6 ~ 5	R / W	Reserved
4	R / W	When temperature data reading is positive or less than -128, can enable this function to clamp temperature data.( <b>Clamp</b> )
3	R / W	Reserved
2	R / W	<b>RtDmn_Agt[1:0]</b> Agent 1 – Agent 0 always return the relative domain Temperature.
1	R / W	0 = Agent always returns the relative temperature from domain 0. 1 = Agent always returns the relative temperature from domain 1.
0	R / W	Return High Temperature of doamin0 or domain1.( <b>RtHigher</b> ) 0 = The temperature of each agent is returned from domain 0 or domain 1, which is controlled by (CR 04 <sub>HEX</sub> ) 1 = Return the highest temperature in domain 0 and domain 1 of individual Agent.

### 9.306 PECI Command Write Date Registers – Index 05 ~ 1Eh (Bank 7)

### 9.307 PECI Command Address Register – Index 05h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI Command Address							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.308 PECI Command Write Length Register – Index 06h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI Command Write Length							

DEFAULT	0	0	0	0	0	0	0	0
---------	---	---	---	---	---	---	---	---

BIT	DESCRIPTION
7~0	The data would be sent to client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.309 PECL Command Read Length Register – Index 07h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECL Command Read Length							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.310 PECL Command Code Register – Index 08h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECL Command Code							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.311 PECL Command Tbase0 Register – Index 09h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0	
NAME	Reserved	Tbase 0							
DEFAULT	0	0	0	0	0	0	0	0	

BIT	DESCRIPTION
7~0	The data would be sent to client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.312 PECL Command Tbase1 Register – Index 0Ah (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

<b>NAME</b>	Reserved	<b>Tbase 1</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0	

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	The data would be sent to client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.313 PECL Command Write Data 1 Register – Index 0Bh (Bank 7)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>PECL Write Data 1</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	The data would be sent to client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.314 PECL Command Write Data 2 Register – Index 0Ch (Bank 7)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>PECL Write Data 2</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	The data would be sent to client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.315 PECL Command Write Data 3 Register – Index 0Dh (Bank 7)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	<b>PECL Write Data 3</b>							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	The data would be sent to client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.316 PECL Command Write Data 4 Register – Index 0Eh (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI Write Data 4							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.317 PECI Command Write Data 5 Register – Index 0Fh (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI Write Data 5							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.318 PECI Command Write Data 6 Register – Index 10h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI Write Data 6							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.319 PECI Command Write Data 7 Register – Index 11h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI Write Data 7							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.320 PECL Command Write Data 8 Register – Index 12h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECL Write Data 8							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.321 PECL Command Write Data 9 Register – Index 13h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECL Write Data 9							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.322 PECL Command Write Data 10 Register – Index 14h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECL Write Data 10							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.323 PECL Command Write Data 11 Register – Index 15h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI Write Data 11							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.324 PECI Command Write Data 12 Register – Index 16h (Bank 7)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI Write Data 12							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be sent to client. Default value is 00 <sub>HEX</sub> .

### 9.325 PECI Agent Relative Temperature Register (ARTR) – Index 17h-1Eh (Bank 7)

These registers return the “raw data” retrieved from PECI GetTemp() command. These data could be the error codes (range: 8000H~81FFH) or relative temperatures to process the defined Tbase. The error code will only be update in ARTR; while “Temperature Reading Register”, Bank7 Index 20h and 21h, will not be updated when the error code is received. If the **RtHigher** mechanism is activated, the normal temperature will always be returned first. In case both 2 domains return errors, the return priority will be Overflow Error > Underflow Error > Missing Diode > General Error. The reset value is 8001<sub>HEX</sub>, in that PECI is defaulted to be off. In PECI, 8001<sub>HEX</sub> means the diode is missing.

Attribute: Read / Write(When Virtual\_En enable)

ADDRESS 17-1E	DESCRIPTION
17h[15:8],18h[7:0]	Domain0 Relative Temperature Agent0 [15:0]
19h[15:8],1Ah[7:0]	Domain1 Relative Temperature Agent0 [15:0]
1Bh[15:8],1Ch[7:0]	Domain0 Relative Temperature Agent1 [15:0]
1Dh[15:8],1Eh[7:0]	Domain1 Relative Temperature Agent1 [15:0]

GetTemp() PECI Temperature format:

BIT	DESCRIPTION
15	Sign Bit. ( <b>Sign</b> ) In PECI Protocol, this bit should always be 1 to represent a negative temperature.
14-6	The integer part of the relative temperature. ( <b>Temperature[8:0]</b> )
5	<b>TEMP_2</b> . 0.5°C unit.

4	<b>TEMP_4.</b> 0.25°C unit.
3	<b>TEMP_8.</b> 0.125°C unit.
2	<b>TEMP_16.</b> 0.0625°C unit.
1	<b>TEMP_32.</b> 0.03125°C unit.
0	<b>TEMP_64.</b> 0.015625°C unit.

GetTemp() Response Definition:

RESPONSE	MEANING
General Sensor Error (GSE)	Thermal scan did not complete in time. Retry is appropriate.
0x0000	Processor is running at its maximum temperature or is currently being reset.
All other data	Valid temperature reading, reported as a negative offset from the TCC activation temperature. The valide temperature reading is referred to <u>GetTemp() PECL Temperature format</u>

Error Code	Description	Host operation
8000 <sub>HEX</sub>	General Sensor Error	No further processing.
8001 <sub>HEX</sub>	Sensing Device Missing	
8002 <sub>HEX</sub>	Operational, but the temperature is lower than the sensor operation range.	Compulsorily write 0°C back to the temperature readouts.
8003 <sub>HEX</sub>	Operational, but the temperature is higher than the sensor operation range.	Compulsorily write 127°C back to the temperature readouts.
8004 <sub>HEX</sub>	Reserved.	No further operation.
81FF <sub>HEX</sub>		

**9.326 PECL Command Read Date Registers – Index 1F ~ 32h (Bank 7)****9.327 PECL Alive Agent Register – Index 1Fh (Bank 7)**

Attribute: Read only

Size: 8 bits

Record which agentis able to respond to Ping().Default value is 00<sub>HEX</sub>.

1: agent is able to respond to Ping() command. Agent alive

0: agent isn't able to respond to Ping() command. Agent is not alive

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						PECL Alive Agent	

<b>DEFAULT</b>	0	0	0	0	0	0	0	0
----------------	---	---	---	---	---	---	---	---

<b>BIT</b>	<b>DESCRIPTION</b>
7~2	Reserve
1	1: agent1 is able to respond to Ping() command. Agent alive 0: agent1 isn't able to respond to Ping() command. Agent is not alive
0	1: agent0 is able to respond to Ping() command. Agent alive 0: agent0 isn't able to respond to Ping() command. Agent is not alive

### 9.328 PECL Temperature Reading Register (Integer) – Index 20h (Bank 7)

Attribute: Read only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	PECL Temperature Reading---Integer [9:2]							
<b>DEFAULT</b>	0	0	1	0	1	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	Temperature value [9] (Sign bit) Temperature value [8:2] (Integer bits) Temperature value [1:0] (Fraction bits)

Note. Temperature reading register is count from raw data and Tbase, for example:

<b>Raw data</b>	+	<b>Tbase</b>	=	<b>Temp Reading</b>
Bank7, Index [17][18]	+	Bank7, Index [09]	=	Bank7, Index [20][21]

### 9.329 PECL Temperature Reading Register (Fraction) – Index 21h (Bank 7)

Attribute: Read only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	Reserved							<b>PECL Temperature Value[1:0]</b>
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	Temperature value [9] (Sign bit) Temperature value [8:2] (Integer bits) <b>Temperature value [1:0] (Fraction bits)</b>

### 9.330 PECI Command TN Count Value Register – Index 22h (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECI Timing Negotiation count Value[7:0]							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.331 PECI Command TN Count Value Register – Index 23h (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved				PECI Timing Negotiation count Value[11:8]			
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.332 PECI Command Warning Flag Register – Index 24h (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						Alert Value[1:0]	
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
1~0	<b>Agent Alert Bit</b> (Default value is 0) 0: Agent has valid FCS. 1: Agent has invalid FCS in the previous 3 transactions. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.333 PECI Command FCS Data Register – Index 25h (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserve		Wrining	CC_Fail	ZeroWFCS	AbortWFCS	BadRFCS	BadWFCS
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
5~0	Retrieve PECL related data from client and host. Default value is 00 <sub>HEX</sub> .

### 9.334 PECL Command WFCS Data Register – Index 26h (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECL WFCS							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	Retrieve PECL WFCS related data from client. Default value is 00 <sub>HEX</sub> .

### 9.335 PECL RFCS Data Register – Index 27h (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECL RFCS							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	Retrieve PECL related data from client. Default value is 00 <sub>HEX</sub> .

### 9.336 PECL AWFCS Data Register – Index 28h (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECL AWFCS							

<b>DEFAULT</b>	0	0	0	0	0	0	0	0
----------------	---	---	---	---	---	---	---	---

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	Retrieve PCI related data from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.337 PECI CRC OUT WFCS Data Register – Index 29h (Bank 7)

Attribute: Read only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	PECI CRC OUT WFCS							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	Retrieve PECI related data from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.338 PECI Command Read Data 1 Register – Index 2Ah (Bank 7)

Attribute: Read only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	PECI Read Data 1							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.339 PECI Command Read Data 2 Register – Index 2Bh (Bank 7)

Attribute: Read only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	PECI Read Data 2							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	

BIT	DESCRIPTION
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.340 PECl Command Read Data 3 Register – Index 2Ch (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECl Read Data 3							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.341 PECl Command Read Data 4 Register – Index 2Dh (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECl Read Data 4							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.342 PECl Command Read Data 5 Register – Index 2Eh (Bank 7)

Attribute: Read only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	PECl Read Data 5							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.343 PECl Command Read Data 6 Register – Index 2Fh (Bank 7)

Attribute: Read only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	PECI Read Data 6							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.344 PECI Command Read Data 7 Register – Index 30h (Bank 7)

Attribute: Read only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	PECI Read Data 7							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.345 PECI Command Read Data 8 Register – Index 31h (Bank 7)

Attribute: Read only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	PECI Read Data 8							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7~0	The data would be get from client. <b>Default value is 00<sub>HEX</sub>.</b>

### 9.346 PECI Command Read Data 9 Register – Index 32h (Bank 7)

Attribute: Read only

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	PECI Read Data 9							
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	The data would be get from client. Default value is 00 <sub>HEX</sub> .

PECI Manual Command Address Table

Command Bank 7	Address CR 05 <sub>HEX</sub>	WriteLength CR 06 <sub>HEX</sub>	Read Length CR 07 <sub>HEX</sub>	Command Code CR 08 <sub>HEX</sub>
Ping	Addr	00	00	
GetDIB		01	08	F7
GetTemp		01	02	01
PCIRd30		06	02 / 03 / 05	61
PCIWr30		08 / 09 / 0B	01	65
PCIRdLocal30		05	02 / 03 / 05	E1
PCIWrLocal30		07 / 08 / 0A	01	E5
PKGrd30		05	02 / 03 / 05	A1
PKGWr30		07 / 08 / 0A	01	A5
IAMSRRd30		05	02 / 03 / 05 / 09	B1
IAMSRWr30		07 / 08 / 0A / 0E	01	B5

PECI Manual Command Read Data Table

Command	PCI Rd30	PCI Wr30	PCIRd Local30	PCIWr Local30	PKG Rd30	PKG Wr30	IAMSRRd30	IAMSR Wr30	GetDIB	GetTemp
Command Code	61	65	E1	E5	A1	A5	B1	B5	F7	01
RdData 1 CR 2A <sub>HEX</sub>	Ccode	Ccode	Ccode	Ccode	Ccode	Ccode	Ccode	Ccode	X	X
RdData 2 CR 2B <sub>HEX</sub>	X	X	X	X	X	X	Data LSB_1	X	Device Info	X
RdData 3 CR 2C <sub>HEX</sub>	X	X	X	X	X	X	Data LSB_2	X	Revision Number	X
RdData 4 CR 2D <sub>HEX</sub>	X	X	X	X	X	X	Data LSB_3	X	Reserved 1	X
RdData 5 CR 2E <sub>HEX</sub>	X	X	x	X	X	X	Data LSB_4	X	Reserved 2	X
RdData 6 CR 2F <sub>HEX</sub>	Data LSB_1	X	Data LSB_1	X	Data LSB_1	X	Data LSB_5	X	Reserved 3	X
RdData 7 CR 30 <sub>HEX</sub>	Data LSB_2	X	Data LSB_2	X	Data LSB_2	X	Data LSB_6	X	Reserved 4	X
RdData 8 CR 31 <sub>HEX</sub>	Data LSB_3	X	Data LSB_3	X	Data LSB_3	X	Data LSB_7	X	Reserved 5	Temp_LB
RdData 9 CR 32 <sub>HEX</sub>	Data MSB	x	Data MSB	X	Data MSB	X	Data MSB	X	Reserved 6	Temp_HB

**PECI Manual Command Write Data Table**

<b>Command</b>	<b>PCI Rd30</b>	<b>PCI Wr30</b>	<b>PCIRd Local30</b>	<b>PCIWr Local30</b>	<b>PKG Rd30</b>	<b>PKG Wr30</b>	<b>IAMSR Rd30</b>	<b>IAMSR Wr30</b>
<b>Command Code</b>	<b>61</b>	<b>65</b>	<b>E1</b>	<b>E5</b>	<b>A1</b>	<b>A5</b>	<b>B1</b>	<b>B5</b>
<b>WrData 1 CR 0B<sub>HEX</sub></b>	Host ID	Host ID	Host ID	Host ID	Host ID	Host ID	Host ID	Host ID
<b>WrData 2 CR 0C<sub>HEX</sub></b>	Addr LSB_1	Addr LSB_1	Addr LSB_1	Addr LSB_1	Index	Index	Process or ID	Process or ID
<b>WrData 3 CR 0D<sub>HEX</sub></b>	Addr LSB_2	Addr LSB_2	Addr LSB_2	Addr LSB_2	Param LSB	Param LSB	Addr LSB	Addr LSB
<b>WrData 4 CR 0E<sub>HEX</sub></b>	Addr LSB_3	Addr LSB_3	Addr MSB	Addr MSB	Param MSB	Param MSB	Addr MSB	Addr MSB
<b>WrData 5 CR 0F<sub>HEX</sub></b>	Addr MSB	Addr MSB	X	Data LSB_1	X	Data LSB_1	X	Data LSB_1
<b>WrData 6 CR 10<sub>HEX</sub></b>	X	Data LSB_1	X	Data LSB_2	X	Data LSB_2	X	Data LSB_2
<b>WrData 7 CR 11<sub>HEX</sub></b>	X	Data LSB_2	X	Data LSB_3	X	Data LSB_3	X	Data LSB_3
<b>WrData 8 CR 12<sub>HEX</sub></b>	X	Data LSB_3	X	Data MSB	X	Data MSB	X	Data LSB_4
<b>WrData 9 CR 13<sub>HEX</sub></b>	X	Data MSB	X	X	X	X	X	Data LSB_5

<b>WrData10 CR 14<sub>HEX</sub></b>	X	X	X	X	X	X	X	Data LSB_6
<b>WrData11 CR 15<sub>HEX</sub></b>	X	X	X	X	X	X	X	Data LSB_7
<b>WrData12 CR 16<sub>HEX</sub></b>	X	X	X	X	X	X	X	Data MSB

### 9.347 AUXFAN1 Monitor Temperature Source Select Register/ STOPDUTY Enable Register – Index 00h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Stopduty_En	Reserved			AUXFAN1 SOURCE[4:0]			
DEFAULT	0	0	0	0	0	0	1	1

BIT	DESCRIPTION
7	<b>Stopduty_En:</b> 0: FANOUT will decrease to zero value at most if necessary. 1: FANOUT will decrease to AUXFANOUT1 Stop Value (Bank8, index05h) at most if necessary. (This function is for Thermal Cruise mode.)
6-5	<b>Reserved</b>
4-0	<b>AUXFAN1 Temperature Source Select:</b> <b>Bits 4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as AUXFAN1 monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as AUXFAN1 monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as AUXFAN1 monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as AUXFAN1 monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as AUXFAN1 monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as AUXFAN1 monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as AUXFAN1 monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as AUXFAN1 monitoring source. 0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as AUXFAN1 monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as AUXFAN1 monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as AUXFAN1 monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as AUXFAN1 monitoring source. 0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as AUXFAN1 monitoring source. 0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as AUXFAN1 monitoring source. 1 0 0 0 0: Select <b>PECI Agent 0</b> as AUXFAN1 monitoring source. 1 0 0 0 1: Select <b>PECI Agent 1</b> as AUXFAN1 monitoring source. 1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as AUXFAN1 monitoring source. 1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as AUXFAN1 monitoring source.

BIT	DESCRIPTION
	1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as AUXFAN1 monitoring source.
	1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as AUXFAN1 monitoring source.
	1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as AUXFAN1 monitoring source.
	1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as AUXFAN1 monitoring source.
	1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as AUXFAN1 monitoring source.
	1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as AUXFAN1 monitoring source.
	1 1 0 1 0: Select <b>BYTE_TEMP</b> as AUXFAN1 monitoring source.

Note. If the temperature source is selecting to PECL, please set Bank0 Index AEh first for reading correct value.

### 9.348 AUXFAN1 Target Temperature Register / AUXFANIN1 Target Speed\_L Register – Index 01h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXTIN1 Target Temperature / AUXFANIN1 Target Speed_L							
DEFAULT	0	0	0	0	0	0	0	0

FUNCTION MODE		7	6	5	4	3	2	1	0
Thermal Cruise™	DESCRIPTION	AUXFAN1 Target Temperature							
Fan Speed Cruise™	DESCRIPTION	AUXFANIN1 Target Speed [7:0], [11:8] associate index 0C [3:0]							

### 9.349 AUXFAN1 MODE Register / AUXFAN1 TOLERRANCE Register – Index 02h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 MODE					Reseved	Tolerance of AUXFAN1 Target Temperature or AUXFANIN1 Target Speed_L	
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-4	<b>AUXFANOUT1 Mode Select.</b> 0000: <b>AUXFANOUT1</b> is in Manual Mode. ( <b>Default</b> ) 0001: <b>AUXFANOUT1</b> is in Thermal Cruise Mode. 0010: <b>AUXFANOUT1</b> is as Speed Cruise Mode. 0100: <b>AUXFANOUT1</b> is in SMART FAN IV Mode.
3	<b>Reseved</b>
2-0	Tolerance of AUXFAN1 Target Temperature or AUXFANIN1 Target Speed_L.

### 9.350 AUXFANOUT1 Step Up Time Register – Index 03h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Value Step Up Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time AUXFANOUT1 takes to increase its value by one step.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

### 9.351 AUXFANOUT1 Step Down Time Register – Index 04h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Value Step Down Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time AUXFANOUT1 takes to decrease its value by one step.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

### 9.352 AUXFANOUT1 Stop Value Register – Index 05h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Stop Value							
DEFAULT	0	0	0	0	0	0	0	1

In Thermal Cruise mode, the AUXFANOUT1 value decreases to this eight-bit value if the temperature stays below the lowest temperature limit. This value should not be zero.

Please note that Stop Value does not mean that the fan really stops. It means that if the temperature keeps below low temperature limit, then the fan speed keeps on decreasing until reaching a minimum value, and this is Stop Value.

### 9.353 AUXFANOUT1 Start-up Value Register – Index 06h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Start-Up Value							
DEFAULT	0	0	0	0	0	0	0	1

In Thermal Cruise mode, AUXFANOUT1 value increases from zero to this eight-bit register value to provide a minimum value to turn on the fan. This value should not be zero.

### 9.354 AUXFANOUT1 Stop Time Register – Index 07h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Value Stop Time							
DEFAULT	0	0	1	1	1	1	0	0

In Thermal Cruise mode, this register determines the amount of time it takes AUXFANOUT1 value to fall from the stop value to zero.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

### 9.355 Reserved Register – Index 08h (Bank 8)

### 9.356 AUXFANOUT1 Output Value Select Register – Index 09h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Value							
DEFAULT	1	1	1	1	1	1	1	1

The default speed of fan output is specified in registers CR[E0h] to CR[E4h] of Logical Device B, CR[E3h] is the Default Speed Configuration Register of AUXFANOUT1.

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output	DESCRIPTION	The PWM duty cycle is equal to this eight-bit value, divided by 255, times 100%. FFh creates a duty cycle of 100%, and 00h creates a duty cycle of 0%.							

### 9.357 AUXFANIN1 Tolerance\_H / Target Speed\_H Register – Index 0Ch (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0	
NAME	Reserved	AUXFANIN1 TOL_H				AUXFANIN1 Target Speed_H			
DEFAULT	0	0				0			

BIT	DESCRIPTION
7	Reserved
6-4	AUXFANIN1 Tolerance_H [5:3]

3-0	AUXFANIN1 Target Speed_H [11:8]
-----	---------------------------------

### 9.358 Reserved Register – Index 0Dh (Bank 8)

### 9.359 SMART FAN IV AUXFANOUT1 STEP Register – Index 20h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							En_AUXFANOUT1_STEP
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
7-1	Reserved							
0	En_AUXFANOUT1_STEP 0: Disable SMART FAN IV has Stepping AUXFANOUT1. (default) 1: Enable SMART FAN IV has Stepping AUXFANOUT1.							

### 9.360 AUXFAN1 (SMART FAN™ IV) Temperature 1 Register(T1) – Index 21h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 (SMART FAN™ IV) Temperature 1							
DEFAULT	0	0	0	1	1	0	0	1

BIT	DESCRIPTION							
7-0	AUXFAN1 (SMART FAN™ IV) Temperature 1 Register (T1).							

### 9.361 AUXFAN1 (SMART FAN™ IV) Temperature 2 Register(T2) – Index 22h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 (SMART FAN™ IV) Temperature 2							
DEFAULT	0	0	1	0	0	0	1	1

BIT	DESCRIPTION							
7-0	AUXFAN1 (SMART FAN™ IV) Temperature 2 Register (T2).							

### 9.362 AUXFAN1 (SMART FAN™ IV) Temperature 3 Register(T3) – Index 23h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1(SMART FAN™ IV) Temperature 3							
DEFAULT	0	0	1	0	1	1	0	1

BIT	DESCRIPTION
7-0	AUXFAN1 (SMART FAN™ IV) Temperature 3 Register (T3).

### 9.363 AUXFAN1 (SMART FAN™ IV) Temperature 4 Register(T4) – Index 24h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 (SMART FAN™ IV) Temperature 4							
DEFAULT	0	0	1	1	0	1	1	1

BIT	DESCRIPTION
7-0	AUXFAN1 (SMART FAN™ IV) Temperature 4 Register (T4).

### 9.364 Reserved Register – Index 25h~26h (Bank 8)

### 9.365 AUXFAN1 (SMART FAN™ IV) PWM 1 Register – Index 27h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 (SMART FAN™ IV) PWM 1							
DEFAULT	1	0	0	0	1	1	0	0

BIT	DESCRIPTION
7-0	AUXFAN1 (SMART FAN™ IV) PWM 1 Register.

### 9.366 AUXFAN1 (SMART FAN™ IV) PWM 2 Register – Index 28h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 (SMART FAN™ IV) PWM 2							
DEFAULT	1	0	1	0	1	0	1	0

BIT	DESCRIPTION
7-0	AUXFAN1 (SMART FAN™ IV) PWM 2 Register.

**9.367 AUXFAN1 (SMART FAN™ IV) PWM 3 Register – Index 29h (Bank 8)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 (SMART FAN™ IV) PWM 3							
DEFAULT	1	1	0	0	1	0	0	0

BIT	DESCRIPTION
7-0	AUXFAN1 (SMART FAN™ IV) PWM 3 Register.

**9.368 AUXFAN1 (SMART FAN™ IV) PWM 4 Register – Index 2Ah (Bank 8)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 (SMART FAN™ IV) PWM 4							
DEFAULT	1	1	1	0	0	1	1	0

BIT	DESCRIPTION
7-0	AUXFAN1 (SMART FAN™ IV) PWM 4 Register.

**9.369 Reserved Register – Index Index 2Bh~30h (Bank 8)****9.370 AUXFAN1 3-Wire Enable Register – Index 31h (Bank 8)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						EN_AUX1_3WFAN	
DEFAULT	0	0						0

BIT	DESCRIPTION
7-1	Reserved
0	EN_AUX1_3WFAN (AUXFAN1 type setting) 0: 4-wire fan 1: 3-wire fan

**9.371 Reserved Register – Index 32h~34h(Bank 8)****9.372 AUXFAN1 (SMART FAN™ IV) Critical Temperature Register – Index 35h (Bank 8)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 (SMART FAN™ IV) Temperature Critical							
DEFAULT	0	0	1	1	1	1	0	0

BIT	DESCRIPTION
7-0	AUXFAN1 (SMART FAN™ IV) Critical Temperature Register

### 9.373 AUXFAN1 Enable Critical Duty – Index 36h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						En_AUX1_CRITICAL_DUTY	
DEFAULT	0						0	

BIT	DESCRIPTION
7-1	<b>Reserved</b>
0	<b>En_AUX1_CRITICAL_DUTY</b> 0: Load default Full Speed 8'hFF for AUXFANOUT1. 1: Used Index 37 CRITICAL_DUTY Value for AUXFANOUT1.

### 9.374 AUXFAN1 Critical Duty Register – Index 37h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN1 Critical Duty							
DEFAULT	CC							

BIT	DESCRIPTION
7-0	AUXFAN1 Critical Duty.

### 9.375 AUXFANOUT1 Critical Temperature Tolerance Register – Index 38h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						AUXFANOUT1 Critical Temperature Tolerance	
DEFAULT	0						0	

BIT	DESCRIPTION
7-3	Reserved
2-0	AUXFANOUT1 Critical Temperature Tolerance

### 9.376 Weight value Configuration Register – Index 39h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	EN_AUXFAN1_WEIGHT	Reserved					AUX1_WEIGHT_SEL	
DEFAULT	0	0	0	0	0	0	0	1

BIT	DESCRIPTION
7	<b>EN_AUXFAN1_WEIGHT.</b> 0: Disable Weight Value Control for AUXFAN1. 1: Enable Weight Value Control for AUXFAN1.
6-5	<b>Reserved</b>
4-0	<b>AUXFAN1 Weighting Temperature Source Select:</b> <b>Bits</b> <b>4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as AUXFAN1 monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as AUXFAN1 monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as AUXFAN1 monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as AUXFAN1 monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as AUXFAN1 monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as AUXFAN1 monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as AUXFAN1 monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as AUXFAN1 monitoring source. 0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as AUXFAN1 monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as AUXFAN1 monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as AUXFAN1 monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as AUXFAN1 monitoring source. 0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as AUXFAN1 monitoring source. 0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as AUXFAN1 monitoring source. 1 0 0 0 0: Select <b>PECI Agent 0</b> as AUXFAN1 monitoring source. 1 0 0 0 1: Select <b>PECI Agent 1</b> as AUXFAN1 monitoring source. 1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as AUXFAN1 monitoring source. 1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as AUXFAN1 monitoring source. 1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as AUXFAN1 monitoring source. 1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as AUXFAN1 monitoring source. 1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as AUXFAN1 monitoring source. 1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as AUXFAN1 monitoring source. 1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as AUXFAN1 monitoring source. 1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as AUXFAN1 monitoring source. 1 1 0 1 0: Select <b>BYTE_TEMP</b> as AUXFAN1 monitoring source.

**9.377 AUXFANOUT1 Temperature Step Register – Index 3Ah (Bank 8)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Temperature Step (AUX1_TEMP_STEP)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT1 Temperature Step

**9.378 AUXFANOUT1 Temperature Step Tolerance Register – Index 3Bh (Bank 8)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Temperature Step Tolerance (AUX1_TEMP_STEP_TOL)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT1 Temperature Step Tolerance

**9.379 AUXFANOUT1 Weight Step Register – Index 3Ch (Bank 8)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Weight Step (AUX1_WEIGHT_STEP)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT1 Weight Step

**9.380 AUXFANOUT1 Temperature Base Register – Index 3Dh (Bank 8)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Temperature Base (AUX1_TEMP_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT1 Temperature Base

7-0	AUXFANOUT1 Temperature Base
-----	-----------------------------

### 9.381 AUXFANOUT1 Temperature Fan Duty Base Register – Index 3Eh (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 Temperature Base (AUX1_FC_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT1 Start point of Fan Duty increasing

### 9.382 AUXFAN1 PECIERR DUTY Enable Register – Index 3Fh (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved						EN_AUX1_PECIERR_DUTY	
DEFAULT	0						0	0

BIT	DESCRIPTION
7-2	Reserved
1-0	EN_AUX1_PECIERR_DUTY 00: Disable PECIERR DUTY FANOUT (default) 01: Enable PECIERR DUTY FANOUT, Used Index 41 PECI_ERR_AUXOUT1 Value for AUXFANOUT1. 10,11: Keep Full Speed

### 9.383 Reserved Register – Index 40h (Bank 8)

### 9.384 AUXFANOUT1 Pre-Configured Register For PECI Error – Index 41h (Bank 8)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT1 pre-configured register for PECI error (PECI_ERR_AUXOUT1)							
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION
7-0	AUXFANOUT1 pre-configured register for PECI error.

### 9.385 Reserved Register – Index 42h ~ FFh (Bank 8)

### 9.386 AUXFAN2 Monitor Temperature Source Select Register/ STOPDUTY Enable Register – Index 00h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Stopduty_En	Reserved			AUXFAN2 SOURCE[4:0]			
DEFAULT	0	0	0	0	0	0	1	1

BIT	DESCRIPTION
7	<b>Stopduty_En:</b> 0: FANOUT will decrease to zero value at most if necessary. 1: FANOUT will decrease to AUXFANOUT2 Stop Value (Bank9, index05h) at most if necessary. (This function is for Thermal Cruise mode.)
6-5	<b>Reserved</b>
4-0	<b>AUXFAN2 Temperature Source Select:</b> <b>Bits</b> <b>4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as AUXFAN2 monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as AUXFAN2 monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as AUXFAN2 monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as AUXFAN2 monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as AUXFAN2 monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as AUXFAN2 monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as AUXFAN2 monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as AUXFAN2 monitoring source. 0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as AUXFAN2 monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as AUXFAN2 monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as AUXFAN2 monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as AUXFAN2 monitoring source. 0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as AUXFAN2 monitoring source. 0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as AUXFAN2 monitoring source. 1 0 0 0 0: Select <b>PECI Agent 0</b> as AUXFAN2 monitoring source. 1 0 0 0 1: Select <b>PECI Agent 1</b> as AUXFAN2 monitoring source. 1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as AUXFAN2 monitoring source. 1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as AUXFAN2 monitoring source. 1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as AUXFAN2 monitoring source. 1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as AUXFAN2 monitoring source. 1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as AUXFAN2 monitoring source. 1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as AUXFAN2 monitoring source. 1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as AUXFAN2 monitoring source. 1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as AUXFAN2 monitoring source. 1 1 0 1 0: Select <b>BYTE_TEMP</b> as AUXFAN2 monitoring source.

Note. If the temperature source is selecting to PECI, please set Bank0 Index AEh first for reading correct value.

### 9.387 AUXFAN2 Target Temperature Register / AUXFANIN2 Target Speed\_L Register – Index 01h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXTIN2 Target Temperature / AUXFANIN2 Target Speed_L							
DEFAULT	0	0	0	0	0	0	0	0

FUNCTION MODE		7	6	5	4	3	2	1	0
Thermal Cruise™	DESCRIPTION	AUXFAN2 Target Temperature							
Fan Speed Cruise™	DESCRIPTION	AUXFANIN2 Target Speed [7:0], [11:8] associate index 0C [3:0]							

### 9.388 AUXFAN2 MODE Register / AUXFAN2 TOLERRANCE Register – Index 02h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0	
NAME	AUXFAN2 MODE				Reseved	Tolerance of AUXFAN2 Target Temperature or AUXFANIN2 Target Speed_L			
DEFAULT	0	0	0	0	0	0	0	0	

BIT	DESCRIPTION
7-4	<b>AUXFANOUT2 Mode Select.</b> 0000: AUXFANOUT2 is in Manual Mode. ( <b>Default</b> ) 0001: AUXFANOUT2 is in Thermal Cruise Mode. 0010: AUXFANOUT2 is as Speed Cruise Mode. 0100: AUXFANOUT2 is in SMART FAN IV Mode.
3	<b>Reseved</b>
2-0	Tolerance of AUXFAN2 Target Temperature or AUXFANIN2 Target Speed_L.

### 9.389 AUXFANOUT2 Step Up Time Register – Index 03h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Value Step Up Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time AUXFANOUT2 takes to increase its value by one step.

## (1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

**9.390 AUXFANOUT2 Step Down Time Register – Index 04h (Bank 9)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Value Step Down Time							
DEFAULT	0	0	0	0	1	0	1	0

In SMART FAN™ mode, this register determines the amount of time AUXFANOUT2 takes to decrease its value by one step.

## (1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

**9.391 AUXFANOUT2 Stop Value Register – Index 05h (Bank 9)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Stop Value							
DEFAULT	0	0	0	0	0	0	0	1

In Thermal Cruise mode, the AUXFANOUT2 value decreases to this eight-bit value if the temperature stays below the lowest temperature limit. This value should not be zero.

Please note that Stop Value does not mean that the fan really stops. It means that if the temperature keeps below low temperature limit, then the fan speed keeps on decreasing until reaching a minimum value, and this is Stop Value.

**9.392 AUXFANOUT2 Start-up Value Register – Index 06h (Bank 9)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Start-Up Value							
DEFAULT	0	0	0	0	0	0	0	1

In Thermal Cruise mode, AUXFANOUT2 value increases from zero to this eight-bit register value to provide a minimum value to turn on the fan. This value should not be zero.

**9.393 AUXFANOUT2 Stop Time Register – Index 07h (Bank 9)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Value Stop Time							

<b>DEFAULT</b>	0	0	1	1	1	1	0	0
----------------	---	---	---	---	---	---	---	---

In Thermal Cruise mode, this register determines the amount of time it takes AUXFANOUT2 value to fall from the stop value to zero.

(1) For PWM output:

The units are intervals of 0.1 second. The default time is 1 second.

#### 9.394 Reserved Register – Index 08h (Bank 9)

#### 9.395 AUXFANOUT2 Output Value Select Register – Index 09h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Value							
DEFAULT	1	1	1	1	1	1	1	1

The default speed of fan output is specified in registers CR[E0h] to CR[E4h] of Logical Device B, CR[E4h] is the Default Speed Configuration Register of AUXFANOUT2.

FUNCTION MODE		7	6	5	4	3	2	1	0
PWM Output	DESCRIPTION	The PWM duty cycle is equal to this eight-bit value, divided by 255, times 100%. FFh creates a duty cycle of 100%, and 00h creates a duty cycle of 0%.							

#### 9.396 AUXFANIN2 Tolerance\_H / Target Speed\_H Register – Index 0Ch (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0	
NAME	Reserved	AUXFANIN2 TOL_H				AUXFANIN2 Target Speed_H			
DEFAULT	0	0				0			

BIT	DESCRIPTION
7	Reserved
6-4	AUXFANIN2 Tolerance_H [5:3]
3-0	AUXFANIN2 Target Speed_H [11:8]

#### 9.397 Reserved Register – Index 0Dh (Bank 9)

#### 9.398 SMART FAN IV AUXFANOUT2 STEP Register – Index 20h (Bank 9)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	Reserved							En_AUXFANOUT2_STEP
<b>DEFAULT</b>	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
7-1	<b>Reserved</b>
0	<b>En_AUXFANOUT2_STEP</b> 0: Disable SMART FAN IV has Stepping AUXFANOUT2. (default) 1: Enable SMART FAN IV has Stepping AUXFANOUT2.

### 9.399 AUXFAN2 (SMART FAN™ IV) Temperature 1 Register(T1) – Index 21h (Bank 9)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	AUXFAN2 (SMART FAN™ IV) Temperature 1							
<b>DEFAULT</b>	0	0	0	1	1	0	0	1

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	AUXFAN2 (SMART FAN™ IV) Temperature 1 Register (T1).

### 9.400 AUXFAN2 (SMART FAN™ IV) Temperature 2 Register(T2) – Index 22h (Bank 9)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	AUXFAN2 (SMART FAN™ IV) Temperature 2							
<b>DEFAULT</b>	0	0	1	0	0	0	1	1

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	AUXFAN2 (SMART FAN™ IV) Temperature 2 Register (T2).

### 9.401 AUXFAN2 (SMART FAN™ IV) Temperature 3 Register(T3) – Index 23h (Bank 9)

Attribute: Read/Write

Size: 8 bits

<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	AUXFAN2(SMART FAN™ IV) Temperature 3							
<b>DEFAULT</b>	0	0	1	0	1	1	0	1

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	AUXFAN2 (SMART FAN™ IV) Temperature 3 Register (T3).

**9.402 AUXFAN2 (SMART FAN™ IV) Temperature 4 Register(T4) – Index 24h (Bank 9)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN2 (SMART FAN™ IV) Temperature 4							
DEFAULT	0	0	1	1	0	1	1	1

BIT	DESCRIPTION
7-0	AUXFAN2 (SMART FAN™ IV) Temperature 4 Register (T4).

**9.403 Reserved Register – Index 25h~26h (Bank 9)****9.404 AUXFAN2 (SMART FAN™ IV) PWM 1 Register – Index 27h (Bank 9)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN2 (SMART FAN™ IV) PWM 1							
DEFAULT	1	0	0	0	1	1	0	0

BIT	DESCRIPTION
7-0	AUXFAN2 (SMART FAN™ IV) PWM 1 Register.

**9.405 AUXFAN2 (SMART FAN™ IV) PWM 2 Register – Index 28h (Bank 9)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN2 (SMART FAN™ IV) PWM 2							
DEFAULT	1	0	1	0	1	0	1	0

BIT	DESCRIPTION
7-0	AUXFAN2 (SMART FAN™ IV) PWM 2 Register.

**9.406 AUXFAN2 (SMART FAN™ IV) PWM 3 Register – Index 29h (Bank 9)**

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN2 (SMART FAN™ IV) PWM 3							
DEFAULT	1	1	0	0	1	0	0	0

BIT	DESCRIPTION
7-0	AUXFAN2 (SMART FAN™ IV) PWM 3 Register.

#### 9.407 AUXFAN2 (SMART FAN™ IV) PWM 4 Register – Index 2Ah (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN2 (SMART FAN™ IV) PWM 4							
DEFAULT	1	1	1	0	0	1	1	0

BIT	DESCRIPTION
7-0	AUXFAN2 (SMART FAN™ IV) PWM 4 Register.

#### 9.408 Reserved Register – Index Index 2Bh~30h (Bank 9)

#### 9.409 AUXFAN2 3-Wire Enable Register – Index 31h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							
DEFAULT	0				0			0

BIT	DESCRIPTION
7-1	Reserved
0	EN_AUX2_3WFAN (AUXFAN2 type setting) 0: 4-wire fan 1: 3-wire fan

#### 9.410 Reserved Register – Index 32h~34h(Bank 9)

#### 9.411 AUXFAN2 (SMART FAN™ IV) Critical Temperature Register – Index 35h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN2 (SMART FAN™ IV) Temperature Critical							
DEFAULT	0	0	1	1	1	1	0	0

BIT	DESCRIPTION
7-0	AUXFAN2 (SMART FAN™ IV) Critical Temperature Register

### 9.412 AUXFAN2 Enable Critical Duty – Index 36h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							En_AUX2_CRITICAL_DUTY
DEFAULT	0							0

BIT	DESCRIPTION
7-1	Reserved
0	En_AUX2_CRITICAL_DUTY 0: Load default Full Speed 8'hFF for AUXFANOUT2. 1: Used Index 37 CRITICAL_DUTY Value for AUXFANOUT2.

### 9.413 AUXFAN2 Critical Duty Register – Index 37h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFAN2 Critical Duty							
DEFAULT	CC							

BIT	DESCRIPTION
7-0	AUXFAN2 Critical Duty.

### 9.414 AUXFANOUT2 Critical Temperature Tolerance Register – Index 38h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved				AUXFANOUT2 Critical Temperature Tolerance			
DEFAULT	0				0	0	0	0

BIT	DESCRIPTION
7-3	Reserved
2-0	AUXFANOUT2 Critical Temperature Tolerance

### 9.415 Weight value Configuration Register – Index 39h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0

NAME	EN_AUXFAN2_WEIGHT	Reserved	AUX2_WEIGHT_SEL					
DEFAULT	0	0	0	0	0	0	0	1

BIT	DESCRIPTION
7	<b>EN_AUXFAN2_WEIGHT.</b> 0: Disable Weight Value Control for AUXFAN2. 1: Enable Weight Value Control for AUXFAN2.
6-5	<b>Reserved</b>
4-0	<b>AUXFAN2 Weighting Temperature Source Select:</b> Bits <b>4 3 2 1 0</b> 0 0 0 0 1: Select <b>SYSTIN</b> as AUXFAN2 monitoring source. (Default) 0 0 0 1 0: Select <b>CPUTIN</b> as AUXFAN2 monitoring source. 0 0 0 1 1: Select <b>AUXTIN0</b> as AUXFAN2 monitoring source. 0 0 1 0 0: Select <b>AUXTIN1</b> as AUXFAN2 monitoring source. 0 0 1 0 1: Select <b>AUXTIN2</b> as AUXFAN2 monitoring source. 0 0 1 1 0: Select <b>AUXTIN3</b> as AUXFAN2 monitoring source. 0 0 1 1 1: Reserved. 0 1 0 0 0: Select <b>SMBUSMASTER 0</b> as AUXFAN2 monitoring source. 0 1 0 0 1: Select <b>SMBUSMASTER 1</b> as AUXFAN2 monitoring source. 0 1 0 1 0: Select <b>SMBUSMASTER 2</b> as AUXFAN2 monitoring source. 0 1 0 1 1: Select <b>SMBUSMASTER 3</b> as AUXFAN2 monitoring source. 0 1 1 0 0: Select <b>SMBUSMASTER 4</b> as AUXFAN2 monitoring source. 0 1 1 0 1: Select <b>SMBUSMASTER 5</b> as AUXFAN2 monitoring source. 0 1 1 1 0: Select <b>SMBUSMASTER 6</b> as AUXFAN2 monitoring source. 0 1 1 1 1: Select <b>SMBUSMASTER 7</b> as AUXFAN2 monitoring source. 1 0 0 0 0: Select <b>PECI Agent 0</b> as AUXFAN2 monitoring source. 1 0 0 0 1: Select <b>PECI Agent 1</b> as AUXFAN2 monitoring source. 1 0 0 1 0: Select <b>PCH_CHIP_CPU_MAX_TEMP</b> as AUXFAN2 monitoring source. 1 0 0 1 1: Select <b>PCH_CHIP_TEMP</b> as AUXFAN2 monitoring source. 1 0 1 0 0: Select <b>PCH_CPU_TEMP</b> as AUXFAN2 monitoring source. 1 0 1 0 1: Select <b>PCH_MCH_TEMP</b> as AUXFAN2 monitoring source. 1 0 1 1 0: Select <b>PCH_DIM0_TEMP</b> as AUXFAN2 monitoring source. 1 0 1 1 1: Select <b>PCH_DIM1_TEMP</b> as AUXFAN2 monitoring source. 1 1 0 0 0: Select <b>PCH_DIM2_TEMP</b> as AUXFAN2 monitoring source. 1 1 0 0 1: Select <b>PCH_DIM3_TEMP</b> as AUXFAN2 monitoring source. 1 1 0 1 0: Select <b>BYTE_TEMP</b> as AUXFAN2 monitoring source.

#### 9.416 AUXFANOUT2 Temperature Step Register – Index 3Ah (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Temperature Step (AUX2_TEMP_STEP)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT2 Temperature Step

#### 9.417 AUXFANOUT2 Temperature Step Tolerance Register – Index 3Bh (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Temperature Step Tolerance (AUX2_TEMP_STEP_TOL)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT2 Temperature Step Tolerance

#### 9.418 AUXFANOUT2 Weight Step Register – Index 3Ch (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT Weight Step (AUX2_WEIGHT_STEP)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT2 Weight Step

#### 9.419 AUXFANOUT2 Temperature Base Register – Index 3Dh (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Temperature Base (AUX2_TEMP_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT2 Temperature Base

#### 9.420 AUXFANOUT2 Temperature Fan Duty Base Register – Index 3Eh (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 Temperature Base (AUX2_FC_BASE)							
DEFAULT	0							

BIT	DESCRIPTION
7-0	AUXFANOUT2 Start point of Fan Duty increasing

#### 9.421 AUXFAN2 PECIERR DUTY Enable Register – Index 3Fh (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved							EN_AUX2_PECIERR_DUTY
DEFAULT	0							0

BIT	DESCRIPTION
7-2	Reserved
1-0	<b>EN_AUX2_PECIERR_DUTY</b> 00: Disable PECIERR DUTY FANOUT (default) 01: Enable PECIERR DUTY FANOUT, Used Index 41 <b>PECI_ERR_AUXOUT2</b> Value for AUXFANOUT2. 10,11: Keep Full Speed

#### 9.422 Reserved Register – Index 40h (Bank 9)

#### 9.423 AUXFANOUT2 Pre-Configured Register For PECI Error – Index 41h (Bank 9)

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	AUXFANOUT2 pre-configured register for PECI error (PECI_ERR_AUXOUT2)							
DEFAULT	1	1	1	1	1	1	1	1

BIT	DESCRIPTION
7-0	AUXFANOUT2 pre-configured register for PECI error.

#### 9.424 Reserved Register – Index 42h ~ FFh (Bank 9)

## 10. UART PORT

### 10.1 UART Control Register (UCR) (Read/Write)

The UART Control Register defines and controls the protocol for asynchronous data communications, including data length, stop bit, parity, and baud rate selection.

BIT	7	6	5	4	3	2	1	0
NAME	BDLAB	SSE	PBFE	EPE	PBE	MSBE	DLS1	DLS0
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>BDLAB (Baud Rate Divisor Latch Access Bit).</b> When this bit is set to logic 1, designers can access the divisor (in 16-bit binary format) from the divisor latches of the baud-rate generator during a read or write operation. When this bit is set to logic 0, the Receiver Buffer Register, the Transmitter Buffer Register, and the Interrupt Control Register can be accessed.
6	<b>SSE (Set Silence Enable).</b> A logic 1 forces the Serial Output (SOUT) to a silent state (a logical 0). Only IRTX is affected by this bit; the transmitter is not affected.
5	<b>PBFE (Parity Bit Fixed Enable).</b> When PBE and PBFE of UCR are both set to logic 1, (1) if EPE is logic 1, the parity bit is logical 0 when transmitting and checking; (2) if EPE is logic 0, the parity bit is logical 1 when transmitting and checking.
4	<b>EPE (Even Parity Enable).</b> When PBE is set to logic 1, this bit counts the number of logic 1's in the data word bits and determines the parity bit. When this bit is set to logic 1, the parity bit is set to logic 1 if an even number of logic 1's are sent or checked. When the bit is set to logic 0, the parity bit is logic 1, if an odd number of logic 1's are sent or checked.
3	<b>PBE (Parity Bit Enable).</b> When this bit is set to logic 1, the transmitter inserts a stop bit between the last data bit and the stop bit of the SOUT, and the receiver checks the parity bit in the same position.
2	<b>MSBE (Multiple Stop Bit Enable).</b> Defines the number of stop bits in each serial character that is transmitted or received. (1) If MSBE is set to logic 0, one stop bit is sent and checked. (2) If MSBE is set to logic 1 and the data length is 5 bits, one-and-a-half stop bits are sent and checked. (3) If MSBE is set to logic 1 and the data length is 6, 7, or 8 bits, two stop bits are sent and checked.
1	<b>DLS1 (Data Length Select Bit 1).</b> Defines the number of data bits that are sent or checked in each serial character.
0	<b>DLS0 (Data Length Select Bit 0).</b> Defines the number of data bits that are sent or checked in each serial character.

DLS1	DLS0	DATA LENGTH
0	0	5 bits
0	1	6 bits
1	0	7 bits
1	1	8 bits

The following table identifies the remaining UART registers. Each one is described separately in the following sections.

Table 10-1 Register Summary for UART

Bit Number										
Register Address Base		0	1	2	3	4	5	6	7	
+ 0 BDLAB = 0	Receiver Buffer Register (Read Only)	RBR	RX Data Bit 0	RX Data Bit 1	RX Data Bit 2	RX Data Bit 3	RX Data Bit 4	RX Data Bit 5	RX Data Bit 6	RX Data Bit 7
+ 0 BDLAB = 0	Transmitter Buffer Register (Write Only)	TBR	TX Data Bit 0	TX Data Bit 1	TX Data Bit 2	TX Data Bit 3	TX Data Bit 4	TX Data Bit 5	TX Data Bit 6	TX Data Bit 7
+ 1 BDLAB = 0	Interrupt Control Register	ICR	RBR Data Ready Interrupt Enable (ERDRI)	TBR Empty Interrupt Enable (ETBREI)	USR Interrupt Enable (EUSRI)	HSR Interrupt Enable (EHSRI)	0	0	0	0
+ 2	Interrupt Status Register (Read Only)	ISR	"0" if Interrupt Pending	Interrupt Status Bit (0)	Interrupt Status Bit (1)	Interrupt Status Bit (2)**	0	0	FIFOs Enabled **	FIFOs Enabled **
+ 2	UART FIFO Control Register (Write Only)	UFR	FIFO Enable	RCVR FIFO Reset	XMIT FIFO Reset	DMA Mode Select	Reserved	Reversed	RX Interrupt Active Level (LSB)	RX Interrupt Active Level (MSB)
+ 3	UART Control Register	UCR	Data Length Select Bit 0 (DLS0)	Data Length Select Bit 1 (DLS1)	Multiple Stop Bits Enable (MSBE)	Parity Bit Enable (PBE)	Even Parity Enable (EPE)	Parity Bit Fixed Enable (PBFE)	Set Silence Enable (SSE)	Baudrate Divisor Latch Access Bit (BDLAB)
+ 4	Handshake Control Register	HCR	Data Terminal Ready (DTR)	Request to Send (RTS)	Loopback RI Input	IRQ Enable	Internal Loopback Enable	0	0	0
+ 5	UART Status Register	USR	RBR Data Ready (RDR)	Overrun Error (OER)	Parity Bit Error (PBER)	No Stop Bit Error (NSER)	Silent Byte Detected (SBD)	TBR Empty (TBRE)	TSR Empty (TSRE)	RX FIFO Error Indication (RFEI) **
+ 6	Handshake Status Register	HSR	CTS Toggling (TCTS)	DSR Toggling (TDSR)	RI Falling Edge (FERI)	DCD Toggling (TDCD)	Clear to Send (CTS)	Data Set Ready (DSR)	Ring Indicator (RI)	Data Carrier Detect (DCD)
+ 7	User Defined Register	UDR	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
+ 0 BDLAB = 1	Baudrate Divisor Latch Low	BLL	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
+ 1 BDLAB = 1	Baudrate Divisor Latch High	BHL	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15

\*: Bit 0 is the least significant bit. The least significant bit is the first bit serially transmitted or received.

\*\*: These bits are always 0 in 16450 Mode.

## 10.2 UART Status Register (USR) (Read/Write)

This 8-bit register provides information about the status of data transfer during communication.

BIT	7	6	5	4	3	2	1	0
NAME	RF EI	TSRE	TBRE	SBD	NSER	PBER	OER	RDR
DEFAULT	0	1	1	0	0	0	0	0

BIT	DESCRIPTION
7	<b>RF EI (RX FIFO Error Indication).</b> In 16450 mode, this bit is always set to logical 0. in 16550 mode, this bit is set to logical 1 when there is at least one parity-bit error and no stop0bit error or silent-byte detected in the FIFO. In 16550 mode, this bit is cleared to logical 0 by reading from the USR if there are no remaining errors left in the FIFO.
6	<b>TSRE (Transmitter Shift Register Empty).</b> In 16450 mode, this bit is set to logical 1 when TBR and TSR are both empty. In 16550 mode, it is set to logical 1 when the transmit FIFO and TSR are both empty. Otherwise, this bit is set to logical 0.
5	<b>TBRE (Transmitter Buffer Register Empty).</b> In 16450 mode, when a data character is transferred from TBR to TSR, this bit is set to logical 1. If ETREI of ICR is high, and interrupt is generated to notify the CPU to write next data. In 16550 mode, this bit is set to logical 1 when the transmit FIFO is empty. It is set to logical 0 when the CPU writes data into TBR or the FIFO.
4	<b>SBD (Silent Byte Detected).</b> This bit is set to logical 1 to indicate that received data are kept in silent state for the time it takes to receive a full word, which includes the start bit, data bits, parity bit, and stop bits. In 16550 mode, it indicates the same condition for the data on the top of the FIFO. When the CPU reads USR, it sets this bit to logical 0.
3	<b>NSER (No Stop Bit Error).</b> This bit is set to logical 1 to indicate that the received data have no stop bit. In 16550 mode, it indicates the same condition for the data on the top of the FIFO. When the CPU reads USR, it sets this bit to logical 0.
2	<b>PBER (Parity Bit Error).</b> This bit is set to logical 1 to indicate that the received data has the wrong parity bit. In 16550 mode, it indicates the same condition for the data on the top of the FIFO. When the CPU reads USR, it sets this bit to logical 0.
1	<b>OER (Overrun Error).</b> This bit is set to logical 1 to indicate that the received data have been overwritten by the next received data before they were read by the CPU. In 16550 mode, it indicates the same condition, instead of FIFO full. When the CPU reads USR, it sets this bit to logical 0.
0	<b>RDR (RBR Data Ready).</b> This bit is set to logical 1 to indicate that the received data are ready to be read by the CPU in the RBR or FIFO. When no data are left in the RBR or FIFO, the bit is set to logical 0.

## 10.3 Handshake Control Register (HCR) (Read/Write)

This register controls pins used with handshaking peripherals such as modems and also controls the diagnostic mode of the UART.

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED			INTERNAL LOOPBACK ENABLE	IRQ ENABLE	LOOPBACK RI INPUT	RTS	DTR
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-5	<b>Reserved.</b>
4	<p><b>Internal Loopback Enable.</b> When this bit is set to logic 1, the UART enters diagnostic mode, as follows:</p> <ul style="list-style-type: none"> <li>(1) SOUT is forced to logic 1, and SIN is isolated from the communication link.</li> <li>(2) The modem output pins are set to their inactive state.</li> <li>(3) The modem input pins are isolated from the communication link and connect internally as DTR (bit 0 of HCR) → DSR#, RTS (bit 1 of HCR) → CTS#, Loopback RI input (bit 2 of HCR) → RI# and IRQ enable (bit 3 of HCR) → DCD#.</li> </ul> <p>Aside from the above connections, the UART operates normally. This method allows the CPU to test the UART in a convenient way.</p>
3	<b>IRQ Enable.</b> The UART interrupt output is enabled by setting this bit to logic 1. In diagnostic mode, this bit is internally connected to the modem control input DCD#.
2	<b>Loopback RI Input.</b> This bit is only used in the diagnostic mode. In diagnostic mode, this bit is internally connected to the modem control input RI#.
1	<b>RTS (Request to Send).</b> This bit controls the RTS# output. The value of this bit is inverted and output to RTS#.
0	<b>DTR (Data Terminal Ready).</b> This bit controls the DTR# output. The value of this bit is inverted and output to DTR#.

#### 10.4 Handshake Status Register (HSR) (Read/Write)

This register reflects the current state of four input pins used with handshake peripherals such as modems and records changes on these pins.

BIT	7	6	5	4	3	2	1	0
NAME	DCD	RI	DSR	CTS	TDCD	FERI	TDSR	TCTS
DEFAULT	NA	NA	NA	NA	NA	NA	NA	NA

BIT	DESCRIPTION
7	<b>DCD (Data Carrier Detect).</b> This bit is the inverse of the DCD# input and is equivalent to bit 3 of HCR in Loopback mode.
6	<b>RI (Ring Indicator).</b> This bit is the inverse of the RI# input and is equivalent to bit 2 of HCR in Loopback mode.
5	<b>DSR (Data Set Ready).</b> This bit is the inverse of the DSR# input and is equivalent to bit 0 of HCR in Loopback mode.
4	<b>CTS (Clear to Send).</b> This bit is the inverse of the CTS# input and is equivalent to bit 1 of HCR in Loopback mode.
3	<b>TDCD (DCD# Toggling).</b> This bit indicates that the state of the DCD# pin has changed after HSR is read by the CPU.
2	<b>FERI (RI Falling Edge).</b> This bit indicates that the RI# pin has changed from low to high after HSR is read by the CPU.
1	<b>TDSR (DSR# Toggling).</b> This bit indicates that the state of the DSR# pin has changed after HSR is read by the CPU.
0	<b>TCTS (CTS# Toggling).</b> This bit indicates that the state of the CTS# pin has changed after HSR is read by the CPU.

## 10.5 UART FIFO Control Register (UFR) (Write only)

This register is used to control the FIFO functions of the UART.

BIT	7	6	5	4	3	2	1	0
NAME	MSB	LSB	RESERVED		DMA MODE SELECT	TRANSMITTER FIFO RESET	RECEIVER FIFO RESET	FIFO ENABLE
DEFAULT	0	0	NA	NA	0	0	0	0

BIT	DESCRIPTION		
7	<b>MSB (RX Interrupt Active Level).</b>	These two bits are used to set the active level of the receiver FIFO interrupt. The active level is the number of bytes that must be in the receiver FIFO to generate an interrupt.	
6			
5-4	<b>RESERVED.</b>		
3	<b>DMS MODE SELECT.</b> When this bit is set to logic 1, DMA mode changes from mode 0 to mode 1 if UFR bit 0 = 1.		
2	<b>TRANSMITTER FIFO RESET.</b> Setting this bit to logic 1 resets the TX FIFO counter logic to its initial state. This bit is automatically cleared afterwards.		
1	<b>RECEIVER FIFO RESET.</b> Setting this bit to logic 1 resets the RX FIFO counter logic to its initial state. This bit is automatically cleared afterwards.		
0	<b>FIFO ENABLE.</b> This bit enables 16550 (FIFO) mode. This bit should be set to logic 1 before other UFR bits are programmed.		

BIT 7	BIT 6	RX FIFO INTERRUPT ACTIVE LEVEL (BYTES)
0	0	01
0	1	04
1	0	08
1	1	14

## 10.6 Interrupt Status Register (ISR) (Read only)

This register reflects the UART interrupt status.

BIT	7	6	5	4	3	2	1	0
NAME	FIFOS ENABLED		RESERVED		INTERRUPT STATUS BIT 2	INTERRUPT STATUS BIT 1	INTERRUPT STATUS BIT 0	0 IF INTERRUPT PENDING
DEFAULT	0	0	0	0	0	0	0	1

BIT	DESCRIPTION	
7-6	<b>FIFOS ENABLED.</b> Set to logical 1 when UFR, bit 0 = 1.	
5-4	<b>RESERVED.</b>	
3	<b>INTERRUPT STATUS BIT 2.</b> In 16450 mode, this bit is logical 0. In 16550 mode, bits 3 and 2 are set to logical 1 when a time-out interrupt is pending. Please see the table	

	below.						
2	<b>INTERRUPT STATUS BIT 1.</b>			These two bits identify the priority level of the pending interrupt, as shown in the table below.			
1	<b>INTERRUPT STATUS BIT 0.</b>						
0	<b>0 IF INTERRUPT PENDING.</b> This bit is logic 1 if there is no interrupt pending. If one of the interrupt sources has occurred, this bit is set to logical 0.						

ISR				INTERRUPT SET AND FUNCTION				
Bit 3	Bit 2	Bit 1	Bit 0	Interrupt priority	Interrupt Type	Interrupt Source	Clear Interrupt	
0	0	0	1	-	-	No Interrupt pending	-	
0	1	1	0	First	UART Receive Status	1. OER = 1 2. PBER =1 3. NSER = 1 4. SBD = 1	Read USR	
0	1	0	0	Second	RBR Data Ready	1. RBR data ready 2. FIFO interrupt active level reached	1. Read RBR 2. Read RBR until FIFO data under active level	
1	1	0	0	Second	FIFO Data Timeout	Data present in RX FIFO for 4 characters period of time since last access of RX FIFO.	Read RBR	
0	0	1	0	Third	TBR Empty	TBR empty	1. Write data into TBR 2. Read ISR (if priority is third)	
0	0	0	0	Fourth	Handshake status	1. TCTS = 1 2. TDSR = 1 3. FERI = 1 4. TDCCD = 1	Read HSR	

\*\* Bit 3 of ISR is enabled when bit 0 of UFR is logical 1.

## 10.7 Interrupt Control Register (ICR) (Read/Write)

This 8-bit register enables and disables the five types of controller interrupts separately. A selected interrupt can be enabled by setting the appropriate bit to logical 1. The interrupt system can be totally disabled by setting bits 0 through 3 to logical 0.

BIT	7	6	5	4	3	2	1	0
NAME	En_address_byte	RX_ctrl	RESERVED		EHSRI	EUSRI	ETBREI	ERDRI
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>En_address_byte.</b> 0: Tx block will send data byte. (If enable 9bit mode function CRF2 Bit0=1) 1: Tx block will send address byte. (If enable 9bit mode function CRF2 Bit0=1)
6	<b>RX_ctrl.</b> 0: Rx block could receive data byte. (If enable 9bit mode function CRF2 Bit0=1) 1: Rx block could receive address byte. (If enable 9bit mode function CRF2 Bit0=1)
5-4	<b>RESERVED.</b>
3	<b>EHSRI (Handshake Status Interrupt Enable).</b> Set this bit to logical 1 to enable the handshake status register interrupt.
2	<b>EUSRI (UART Receive Status Interrupt Enable).</b> Set this bit to logical 1 to enable the UART status register interrupt.

BIT	DESCRIPTION
1	<b>ETBREI (TBR Empty Interrupt Enable).</b> Set this bit to logical 1 to enable the TBR empty interrupt.
0	<b>ERDRI (RBR Data Ready Interrupt Enable).</b> Set this bit to logical 1 to enable the RBR data ready interrupt.

## 10.8 Programmable Baud Generator (BLL/BHL) (Read/Write)

Two 8-bit registers, BLL and BHL, compose a programmable baud generator that uses 24 MHz to generate a 1.8461 MHz frequency and divide it by a divisor from 1 to  $(2^{16} - 1)$ . The output frequency of the baud generator is the baud rate multiplied by 16, and this is the base frequency for the transmitter and receiver. The table below illustrates the use of the baud generator with a frequency of 1.8461 MHz. In high-speed UART mode (CR0C, bits 7 and 6), the programmable baud generator directly uses 24 MHz and the same divisor as the normal speed divisor. As a result, in high-speed mode, the data transmission rate can be as high as 1.5M bps.

BAUD RATE FROM DIFFERENT PRE-DIVIDER				
PRE-DIV: 13 1.8461M HZ	PRE-DIV: 1.625 14.769M HZ	PRE-DIV: 1.0 24M HZ	DECIMAL DIVISOR USED TO GENERATE 16X CLOCK	ERROR PERCENTAGE
50	400	650	2304	**
75	600	975	1536	**
110	880	1430	1047	0.18%
134.5	1076	1478.5	857	0.099%
150	1200	1950	768	**
300	2400	3900	384	**
600	4800	7800	192	**
1200	9600	15600	96	**
1800	14400	23400	64	**
2000	16000	26000	58	0.53%
2400	19200	31200	48	**
3600	28800	46800	32	**
4800	38400	62400	24	**
7200	57600	93600	16	**
9600	76800	124800	12	**
19200	153600	249600	6	**
38400	307200	499200	3	**
57600	460800	748800	2	**
115200	921600	1497600	1	**

\*\* Unless specified, the error percentage for all of the baud rates is 0.16%.

Note: Pre-Divisor is determined by CRF0 of UART A and B.


## 10.9 User-defined Register (UDR) (Read/Write)

This is a temporary register that can be accessed and defined by the user.

## 10.10 UART RS485 Auto Flow Control

NCT6779D supports RS485 auto flow control function for UARTA and UARBTB. When enabling the RS485 auto control function, it will automatically drive RTS# pin to logic high or low for UARTA and UARBTB when UART TX block transmits the data.

The diagram shown below illustrates the RS485 auto flow control function for UARTA adn UARBTB.



The default behavior of RTS# pin will drive logic high the time edge between **Start bit** and **bit0** when the UART TX Block start to transmits the data on SOUT pin. Then the RTS# pin will drive logic low later than **Stop bit** about 1~2 x Bit-time when UART TX Block completes the data transmission. The driving behavior of RTS# will be inverted when we set RS485\_RTS\_Inv\_sel bit = 1'b1. (Bit-time: Depends on the baud rate of transmission)

The bellowing control register table relates to the RS485 auto flow control function for UARTA and UARBTB.

	UARTA	UARBTB
<b>RTS485_enable</b>	Logic Device 2, CRF2_Bit7	Logic Device 3, CRF2_Bit7
<b>RTS485_inv_sel</b>	Logic Device 2, CRF2_Bit6	Logic Device 3, CRF2_Bit6

## 11. PARALLEL PORT

### 11.1 Printer Interface Logic

The NCT6779D parallel port can be attached to devices that accept eight bits of parallel data at standard TTL level. The NCT6779D supports the IBM XT/AT compatible parallel port (SPP), the bi-directional parallel port (BPP), the Enhanced Parallel Port (EPP), and the Extended Capabilities Parallel Port (ECP).

The following tables show the pin definitions for different modes of the parallel port.

Table 11-1 Pin Descriptions for SPP, EPP, and ECP Modes

HOST CONNECTOR	PIN NUMBER OF NCT6779D	PIN ATTRIBUTE	SPP	EPP	ECP
1	55	O	Nstb	nWrite	nSTB, HostClk <sup>2</sup>
2-9	421-45, 47-50	I/O	PD<7:0>	PD<7:0>	PD<7:0>
10	41	I	nACK	Intr	nACK, PeriphClk <sup>2</sup>
11	40	I	BUSY	nWait	BUSY, PeriphAck <sup>2</sup>
12	39	I	PE	PE	Peerror, nAckReverse <sup>2</sup>
13	38	I	SLCT	Select	SLCT, Xflag <sup>2</sup>
14	54	O	Nafd	nDStrb	nAFD, HostAck <sup>2</sup>
15	53	I	nERR	nError	nFault <sup>1</sup> , nPeriphRequest <sup>2</sup>
16	52	O	Ninit	nInit	nINIT <sup>1</sup> , nReverseRqst <sup>2</sup>
17	51	O	nSLIN	nAStrb	nSLIN <sup>1</sup> , ECPMode <sup>2</sup>

Notes:

n<name> : Active Low

1. Compatible Mode

2. High Speed Mode

3. For more information, please refer to the IEEE 1284 standard.

HOST CONNECTOR	PIN NUMBER OF NCT6779D	PIN ATTRIBUTE	SPP
1	55	O	nSTB
2	50	I/O	PD0
3	49	I/O	PD1
4	48	I/O	PD2
5	47	I/O	PD3
6	45	I/O	PD4
7	44	I/O	PD5
8	43	I/O	PD6
9	42	I/O	PD7
10	41	I	nACK
11	40	I	BUSY
12	39	I	PE
13	38	I	SLCT
14	54	O	nAFD
15	53	I	nERR
16	52	O	nINIT
17	51	O	nSLIN

## 11.2 Enhanced Parallel Port (EPP)

The following table lists the registers used in the EPP mode and identifies the bit map of the parallel port and EPP registers. Some of the registers are used in other modes as well.

Table 11-2 EPP Register Addresses

A2	A1	A0	REGISTER	NOTE
0	0	0	Data port (R/W)	1
0	0	1	Printer status buffer (Read)	1
0	1	0	Printer control latch (Write)	1
0	1	0	Printer control swapper (Read)	1
0	1	1	EPP address port (R/W)	2
1	0	0	EPP data port 0 (R/W)	2
1	0	1	EPP data port 1 (R/W)	2
1	1	0	EPP data port 2 (R/W)	2
1	1	1	EPP data port 2 (R/W)	2

Notes:

1. These registers are available in all modes.
2. These registers are available only in EPP mode.

Table 11-3 Address and Bit Map for SPP and EPP Modes

REGISTER	7	6	5	4	3	2	1	0
Data Port (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Status Buffer (Read)	BUSY#	ACK#	PE	SLCT	ERROR#	1	1	TMOUT
Control Swapper (Read)	1	1	1	IRQEN	SLIN	INIT#	AUTOFD#	STROBE#
Control Latch (Write)	1	1	DIR	IRQ	SLIN	INIT#	AUTOFD#	STROBE#
EPP Address Port (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
EPP Data Port 0 (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
EPP Data Port 1 (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
EPP Data Port 2 (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
EPP Data Port 3 (R/W)	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0

Each register (or pair of registers, in some cases) is discussed below.

### 11.2.1 Data Port (Data Swapper)

The CPU reads the contents of the printer's data latch by reading the data port.

### 11.2.2 Printer Status Buffer

The CPU reads the printer status by reading the printer status buffer. The bit definitions are as follows:

BIT	7	6	5	4	3	2	1	0
NAME	BUSY#	ACK#	PE	SLCT	ERROR#	RESERVED		TMOUT
DEFAULT	NA	NA	NA	NA	NA	1	1	0

BIT	DESCRIPTION
7	<b>BUSY#.</b> This signal is active during data entry, when the printer is off-line during printing, when the print head is changing position, or during an error state. When this signal is active, the printer is busy and cannot accept data.
6	<b>ACK#.</b> This bit represents the current state of the printer's ACK# signal. A logical 0 means the printer has received a character and is ready to accept another. Normally, this signal is active for approximately 5 $\mu$ s before BUSY# stops.
5	<b>PE.</b> A logical 1 means the printer has detected the end of paper.
4	<b>SLCT.</b> A logical 1 means the printer is selected.
3	<b>ERROR#.</b> A logical 0 means the printer has encountered an error condition.
2-1	<b>RESERVED.</b>
0	<b>TMOUT.</b> This bit is only valid in EPP mode. A logical 1 indicates that a 10- $\mu$ s time-out has occurred on the EPP bus; a logical 0 means that no time-out error has occurred. Writing a logical 1 to this bit clears the time-out status bit; writing a logical 0 has no effect.

### 11.2.3 Printer Control Latch and Printer Control Swapper

The CPU reads the contents of the printer control latch by reading the printer control swapper. The bit definitions are as follows:

BIT	7	6	5	4	3	2	1	0
NAME	RESERVED	DIR	IRQ ENABLE	SLCT IN	INIT#	AUTO FD	STROBE	
DEFAULT	1	1	NA	0	NA	NA	NA	NA

BIT	DESCRIPTION
7-6	<b>RESERVED.</b> These two bits are always read as logical 1 and can be written.
5	<b>DIR (Direction Control Bit).</b> When this bit is logical 1, the parallel port is in the input mode (read). When it is logical 0, the parallel port is in the output mode (write). This bit can be read and written. In SPP mode, this bit is invalid and fixed at zero.
4	<b>IRQ ENABLE.</b> A logical 1 allows an interrupt to occur when ACK# changes from low to high.
3	<b>SLCT IN.</b> a logical 1 selects the printer.
2	<b>INIT#.</b> A logical 0 starts the printer (50 microsecond pulse, minimum).
1	<b>AUTO FD.</b> A logical 1 causes the printer to line-feed after a line is printed.
0	<b>STROBE.</b> A logical 1 generates an active-high pulse for a minimum of 0.5 $\mu$ s to clock data into the printer. Valid data must be presented for a minimum of 0.5 $\mu$ s before and after the strobe pulse.

### 11.2.4 EPP Address Port

The address port is available only in EPP mode. Bit definitions are as follows:

BIT	7	6	5	4	3	2	1	0
NAME	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0

The contents of DB0-DB7 are buffered (non-inverting) and output to ports PD0-PD7 during a write operation. The leading edge of IOW# causes an EPP address write cycle to be performed, and the trailing edge of IOW# latches the data for the duration of the EPP write cycle.

PD0-PD7 ports are read during a read operation. The leading edge of IOR# causes an EPP address read cycle to be performed and the data to be output to the host CPU.

### 11.2.5 EPP Data Port 0-3

These four registers are available only in EPP mode. The bit definitions for each data port are the same and as follows:

BIT	7	6	5	4	3	2	1	0
NAME	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0

When any EPP data port is accessed, the contents of DB0-DB7 are buffered (non-inverting) and output to ports PD0-PD7 during a write operation. The leading edge of IOW# causes an EPP data write cycle to be performed, and the trailing edge of IOW# latches the data for the duration of the EPP write cycle.

During a read operation, ports PD0-PD7 are read, and the leading edge of IOR# causes an EPP read cycle to be performed and the data to be output to the host CPU.

### 11.2.6 EPP Pin Descriptions

EPP NAME	TYPE	EPP DESCRIPTION
Nwrite	O	Denotes read or write operation for address or data.
PD<0:7>	I/O	Bi-directional EPP address and data bus.
Intr	I	Used by peripheral device to interrupt the host.
Nwait	I	Inactivated to acknowledge that data transfer is complete. Activated to indicate that the device is ready for the next transfer.
PE	I	Paper end; same as SPP mode.
Select	I	Printer-select status; same as SPP mode.
NDStrb	O	This signal is active low. It denotes a data read or write operation.
Nerror	I	Error; same as SPP mode.
Ninit	O	This signal is active low. When it is active, the EPP device is reset to its initial operating mode.
NAStrb	O	This signal is active low. It denotes an address read or write operation.

### 11.2.7 EPP Operation

When EPP mode is selected, the PDx bus is in standard or bi-directional mode when no EPP read, write, or address cycle is being executed. In this situation, all output signals are set by the SPP Control Port and the direction is controlled by DIR of the Control Port.

A watchdog timer is required to prevent system lockup. The timer indicates that more than 10 µS have elapsed from the start of the EPP cycle to the time WAIT# is deasserted. The current EPP cycle is aborted when a time-out occurs. The time-out condition is indicated in status bit 0.

The EPP operates on a two-phase cycle. First, the host selects the register within the device for subsequent operations. Second, the host performs a series of read and/or write byte operations to the selected register. Four operations are supported on the EPP: Address Write, Data Write, Address Read, and Data Read. All operations on the EPP device are performed asynchronously.

#### 11.2.8 EPP Version 1.9 Operation

The EPP read/write operation can be completed under the following conditions:

- a. If nWait is active low, the read cycle (nWrite inactive high, nDStrb/nAStrb active low) or write cycle (nWrite active low, nDStrb/nAStrb active low) starts, proceeds normally, and is completed when nWait goes inactive high.
- b. If nWait is inactive high, the read/write cycle cannot start. It must wait until nWait changes to active low, at which time it starts as described above.

#### 11.2.9 EPP Version 1.7 Operation

The EPP read/write cycle can start without checking whether nWait is active or inactive. Once the read/write cycle starts, however, it does not finish until nWait changes from active low to inactive high.

### 11.3 Extended Capabilities Parallel (ECP) Port

This port is software- and hardware-compatible with existing parallel ports, so the NCT6779D parallel port may be used in standard printer mode if ECP is not required. It provides an automatic high burst-bandwidth channel that supports DMA for ECP in both the forward (host-to-peripheral) and reverse (peripheral-to-host) directions.

Small FIFOs are used in both forward and reverse directions to improve the maximum bandwidth requirement. The size of the FIFO is 16 bytes. The ECP port supports an automatic handshake for the standard parallel port to improve compatibility mode transfer speed.

The ECP port hardware supports run-length-encoded (RLE) decompression. Compression is accomplished by counting identical bytes and transmitting an RLE byte that indicates how many times the next byte is to be repeated. RLE compression is required; the hardware support is optional.

For more information about the ECP Protocol, refer to the Extended Capabilities Port Protocol and ISA Interface Standard.

The NCT6779D ECP supports the following modes.

Table 11-4 ECP Mode Description

MODE	DESCRIPTION
000	SPP mode
001	PS/2 Parallel Port mode
010	Parallel Port Data FIFO mode
011	ECP Parallel Port mode
100	EPP mode (If this option is enabled in the CRF0h to select ECP/EPP mode)
101	Reserved
110	Test mode
111	Configuration mode

The mode selection bits are bits 7-5 of the Extended Control Register.

### 11.3.1 ECP Register and Bit Map

The next two tables list the registers used in ECP mode and provide a bit map of the parallel port and ECP registers.

Table 11-5 ECP Register Addresses

NAME	ADDRESS	I/O	ECP MODES	FUNCTION
data	Base+000h	R/W	000-001	Data Register
ecpAFifo	Base+000h	R/W	011	ECP FIFO (Address)
dsr	Base+001h	R	All	Status Register
dcr	Base+002h	R/W	All	Control Register
cFifo	Base+400h	R/W	010	Parallel Port Data FIFO
ecpDFifo	Base+400h	R/W	011	ECP FIFO (DATA)
tFifo	Base+400h	R/W	110	Test FIFO
cnfgA	Base+400h	R	111	Configuration Register A
cnfgB	Base+401h	R/W	111	Configuration Register B
ecr	Base+402h	R/W	All	Extended Control Register

Note: The base addresses are specified by CR60 and 61, which are determined by configuration register or hardware setting.

Table 11-6 Bit Map of the ECP Registers

	D7	D6	D5	D4	D3	D2	D1	D0	NOTE
Data	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	
ecpAFifo	Addr/RLE	Address or RLE field							2
Dsr	nBusy	nAck	Perror	Select	nFault	1	1	1	1
Dcr	1	1	Directio	ackIntEn	SelectIn	nInit	Autofd	strobe	1
cFifo	Parallel Port Data FIFO								2
ecpFifo	ECP Data FIFO								2
tFifo	Test FIFO								2
cnfgA	0	0	0	1	0	0	0	0	
cnfgB	compress	intrValue	1	1	1	1	1	1	
Ecr	MODE			nErrIntrEn	dmaEn	serviceIntr	full	empty	

Notes:

1. These registers are available in all modes.
2. All FIFOs use one common 16-byte FIFO.

Each register (or pair of registers, in some cases) is discussed below.

### 11.3.2 Data and ecpAFifo Port

Modes 000 (SPP) and 001 (PS/2) (Data Port)

During a write operation, the Data Register latches the contents of the data bus on the rising edge of the input, and the contents of this register are output to PD0-PD7. During a read operation, ports PD0-PD7 are read and output to the host. The bit definitions are as follows:

BIT	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

NAME	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
BIT	7	6	5	4	3	2	1	0
NAME	Address or RLE							

#### Mode 011 (ECP FIFO-Address/RLE)

A data byte written to this address is placed in the FIFO and tagged as an ECP Address/RLE. The hardware at the ECP port transmits this byte to the peripheral automatically. This operation is defined only for the forward direction. The bit definitions are as follows:

BIT	7	6	5	4	3	2	1	0
NAME	Address or RLE							

#### 11.3.3 Device Status Register (DSR)

These bits are logical 0 during a read of the Printer Status Register. The bits of this status register are defined as follows:

BIT	7	6	5	4	3	2	1	0
NAME	nBusy	nAck	Perror	Select	nFault	1	1	1

BIT	DESCRIPTION
7	<b>nBusy.</b> This bit reflects the complement of the Busy input.
6	<b>nAck.</b> This bit reflects the nAck input.
5	<b>Perror.</b> This bit reflects the Perror input.
4	<b>Select.</b> This bit reflects the Select input.
3	<b>nFault.</b> This bit reflects the nFault input.
2-0	These three bits are not implemented and are always logical 1 during a read.

#### 11.3.4 Device Control Register (DCR)

The bit definitions are as follows:

BIT	7	6	5	4	3	2	1	0
NAME	Reserved		Director	ackInEn	SelectIn	nInit	Autofd	Strobe
DEFAULT	1	1	NA	NA	NA	NA	NA	NA

BIT	DESCRIPTION
7-6	<b>Reserved.</b> These two bits are always read as logical 1 and cannot be written.
5	<b>Director.</b> If the mode is 000 or 010, this bit has no effect and the direction is always out. In other modes, 0: The parallel port is in the output mode. 1: The parallel port is in the input mode.
4	<b>ackInEn</b> (Interrupt Request Enable). When this bit is set to logical 1, it enables interrupt requests from the parallel port to the CPU on the low-to-high transition on ACK#.
3	<b>SelectIn.</b> This bit is inverted and output to the SLIN# output. 0: The printer is not selected. 1: The printer is selected.
2	<b>nInit.</b> This bit is output to the INIT# output.

BIT	DESCRIPTION
1	<b>Autofd.</b> This bit is inverted and output to the AFD# output.
0	<b>Strobe.</b> This bit is inverted and output to the STB# output.

### 11.3.5 CFIFO (Parallel Port Data FIFO) Mode = 010

This mode is defined only for the forward direction. Bytes written or DMAed to this FIFO are transmitted by a hardware handshake to the peripheral using the standard parallel port protocol. Transfers to the FIFO are byte-aligned.

### 11.3.6 ECPDFIFO (ECP Data FIFO) Mode = 011

When the direction bit is 0, bytes written or DMAed to this FIFO are transmitted by a hardware handshake to the peripheral using the ECP parallel port protocol. Transfers to the FIFO are byte-aligned.

When the direction bit is 1, data bytes from the peripheral are read via automatic hardware handshake from ECP into this FIFO. Reads or DMAs from the FIFO return bytes of ECP data to the system.

### 11.3.7 TFIFO (Test FIFO Mode) Mode = 110

Data bytes may be read, written, or DMAed to or from the system to this FIFO in any direction. Data in the tFIFO is not transmitted to the parallel port lines. However, data in the tFIFO may be displayed on the parallel port data lines.

### 11.3.8 CNFGA (Configuration Register A) Mode = 111

This register is a read-only register. When it is read, 10H is returned. This indicates that this is an 8-bit implementation.

### 11.3.9 CNFGB (Configuration Register B) Mode = 111

The bit definitions are as follows:

BIT	7	6	5	4	3	2	1	0
NAME	COMPRESS	intrVALUE	IRQx2	IRQx1	IRQx0	RESERVED		
DEFAULT	0	0	0	0	0	1	1	1

BIT	DESCRIPTION		
7	<b>Compress.</b> This bit is read-only. It is logical 0 during a read, which means that this chip does not support hardware RLE compression.		
6	<b>intrValue.</b> Returns the value on the ISA IRQ line to determine possible conflicts.		
5	IRQx2.	Reflects the IRQ resource assigned for ECP port.	
		<b>cfgB[5:3]</b>	<b>IRQ resource</b>
		000	Reflects other IRQ resources selected by PnP register (default)

BIT	DESCRIPTION		
4	IRQx1.	001	IRQ7
		010	IRQ9
		011	IRQ10
		100	IRQ11
		101	IRQ14
		110	IRQ15
3	IRQx0.	111	IRQ5
2-0	<b>Reserved.</b> These three bits are logical 1 during a read and can be written.		

### 11.3.10ECR (Extended Control Register) Mode = all

This register controls the extended ECP parallel port functions. The bit definitions are follows:

BIT	7	6	5	4	3	2	1	0
NAME	MODE			nErrIntrEn	dmaEn	ServiceIntr	Full	Empty
DEFAULT	0	0	0	1	0	1	0	1

BIT	DESCRIPTION
7-5	<b>Mode.</b> Read/Write. These bits select the mode.
	000 Standard Parallel Port (SPP) mode. The FIFO is reset in this mode.
	001 PS/2 Parallel Port mode. This is the same as SPP mode except that direction may be used to tri-state the data lines. Furthermore, reading the data register returns the value on the data lines, not the value in the data register.
	010 Parallel Port FIFO mode. This is the same as SPP mode except that bytes are written or DMAed to the FIFO. FIFO data are automatically transmitted using the standard parallel port protocol. This mode is useful only when direction is 0.
	011 ECP Parallel Port Mode. When the direction is 0 (forward direction), bytes placed into the <i>ecpDFifo</i> and bytes written to the <i>ecpAFifo</i> are placed in a single FIFO and automatically transmitted to the peripheral using the ECP Protocol. When the direction is 1 (reverse direction), bytes are moved from the ECP parallel port and packed into bytes in the <i>ecpDFifo</i> .
	100 EPP Mode. EPP mode is activated if the EPP mode is selected.
	101 Reserved.
	110 Test Mode. The FIFO may be written and read in this mode, but the data is not transmitted on the parallel port.
	111 Configuration Mode. The <i>cfgA</i> and <i>cfgB</i> registers are accessible at 0x400 and 0x401 in this mode.
4	<b>nErrIntrEn.</b> Read/Write (Valid only in ECP Mode)
	0: Enables the interrupt generated on the falling edge of nFault. This prevents interrupts from being lost in the time between the read of the ECR and the write of the ECR. 1: Disables the interrupt generated on the asserting edge of nFault.
3	<b>dmaEn.</b> Read/Write.

BIT	DESCRIPTION
	0: Disable DMA unconditionally. 1: Enable DMA.
2	<b>servicIntr.</b> Read/Write. 0: Enable one of the following cases of interrupts. When one of the serviced interrupts occurs, this bit is set to logical 1 by the hardware. This bit must be rest to logical 0 to re-enable the interrupts. (a) dmaEn = 1: During DMA, this bit is set to logical 1 when terminal count is reached. (b) dmaEn = 0, direction = 0: This bit is set to logical 1 whenever there are writeIntr threshold or more bytes free in the FIFO. (c) dmaEn = 0, direction = 1: This bit is set to logical 1 whenever there are readIntr threshold or more valid bytes to be read from the FIFO. 1: Disable DMA and all of the service interrupts. Writing a logical 1 to this bit does not cause an interrupt.
1	<b>Full.</b> Read Only. 0: The FIFO has at least one free byte. 1: The FIFO is completely full; it cannot accept another byte.
0	<b>Empty.</b> Read Only. 0: The FIFO contains at least one byte of data. 1: The FIFO is completely empty.

### 11.3.11 ECP Pin Descriptions

NAME	TYPE	DESCRIPTION
Nstrobe (HostClk)	O	This pin loads data or address into the slave on its asserting edge during write operations. This signal handshakes with Busy.
PD<7:0>	I/O	These signals contain address, data or RLE data.
nAck (PeriphClk)	I	This signal indicates valid data driven by the peripheral when asserted. This signal handshakes with nAutoFd in reverse.
Busy (PeriphAck)	I	This signal deasserts to indicate that the peripheral can accept data. In the reverse direction, it indicates whether the data lines contain ECP command information or data. Normal data are transferred when Busy (PeriphAck) is high, and an 8-bit command is transferred when it is low.
Perror (nAckReverse)	I	This signal is used to acknowledge a change in the direction of the transfer (asserted = forward). The peripheral drives this signal low to acknowledge nReverseRequest. The host relies upon nAckReverse to determine when it is permitted to drive the data bus.
Select (Xflag)	I	Indicates printer on-line.
NautoFd (HostAck)	O	Requests a byte of data from the peripheral when it is asserted. In the forward direction, this signal indicates whether the data lines contain ECP address or data. Normal data are transferred when nAutoFd (HostAck) is high, and an 8-bit command is transferred when it is low.
nFault (nPeriphReuquest)	I	Generates an error interrupt when it is asserted. This signal is valid only in the forward direction. The peripheral is permitted (but not required) to drive this pin low to request a reverse transfer during ECP mode.

NAME	TYPE	DESCRIPTION
nInit (nReverseRequest)	O	This signal sets the transfer direction (asserted = reverse, deasserted = forward). This pin is driven low to place the channel in the reverse direction.
nSelectIn (ECPMode)	O	This signal is always deasserted in ECP mode.

### 11.3.12 ECP Operation

The host must negotiate on the parallel port to determine if the peripheral supports the ECP protocol before ECP operation. After negotiation, it is necessary to initialize some of the port bits.

- (a) Set direction = 0, enabling the drivers.
- (b) Set strobe = 0, causing the nStrobe signal to default to the deasserted state.
- I Set autoFd = 0, causing the nAutoFd signal to default to the deasserted state.
- (d) Set mode = 011 (ECP Mode)

ECP address/RLE bytes or data bytes may be sent automatically by writing the ecpAFifo or ecpDFifo, respectively.

#### 11.3.12.1. Mode Switching

The software must handle P1284 negotiation and all operations prior to a data transfer in SPP or PS/2 modes (000 or 001). The hardware provides an automatic control line handshake, moving data between the FIFO and the ECP port, only in the data transfer phase (mode 011 or 010).

If the port is in mode 000 or 001, it may switch to any other mode. If the port is not in mode 000 or 001, it can only be switched into mode 000 or 001. The direction can only be changed in mode 001.

In extended forward mode, the software should wait for the FIFO to be empty before switching back to mode 000 or 001. In ECP reverse mode, the software should wait for all the data to be read from the FIFO before changing back to mode 000 or 001.

#### 11.3.12.2. Command/Data

ECP mode allows the transfer of normal 8-bit data or 8-bit commands. In the forward direction, normal data are transferred when HostAck is high, and an 8-bit command is transferred when HostAck is low. The most significant bits of the command indicate whether it is a run-length count (for compression) or a channel address.

In the reverse direction, normal data are transferred when PeriphAck is high, and an 8-bit command is transferred when PeriphAck is low. The most significant bit of the command is always zero.

#### 11.3.12.3. Data Compression

The NCT6779D hardware supports RLE decompression and can transfer compressed data to a peripheral. Odd (RLE) compression is not supported in the hardware, however. In order to transfer data in ECP mode, the compression count is written to ecpAFifo and the data byte is written to ecpDFifo.

### 11.3.13 FIFO Operation

The FIFO threshold is set in CR5. All data transferred to or from the parallel port can proceed in DMA or Programmed I/O (non-DMA) mode, as indicated by the selected mode. The FIFO is used in Parallel Port FIFO mode or ECP Parallel Port Mode. After a reset, the FIFO is disabled.

### 11.3.14 DMA Transfers

DMA transfers are always to or from the ecpDFifo, tFifo, or Cfifo. DMA uses the standard PC DMA services. The ECP requests DMA transfers from the host by activating the PDRQ pin. The DMA empties or fills the FIFO using the appropriate direction and mode. When the terminal count in the DMA controller is reached, an interrupt is generated, and serviceIntr is asserted, which will disable the DMA.

### 11.3.15 Programmed I/O (NON-DMA) Mode

The ECP and parallel port FIFOs can also be operated using interrupt-driven, programmed I/O. Programmed I/O transfers are

1. To the ecpDFifo at 400H and ecpAFifo at 000H
2. From the ecpDFifo located at 400H
3. To / from the tFifo at 400H.

The host must set dmaEn and serviceIntr to 0 and also must set the direction and state accordingly in the programmed I/O transfers.

The ECP requests programmed I/O transfers from the host by activating the IRQ pin. The programmed I/O empties or fills the FIFO using the appropriate direction and mode.

## 12. KEYBOARD CONTROLLER

The NCT6779D KBC (8042 with licensed KB BIOS) circuit is designed to provide the functions needed to interface a CPU with a keyboard and/or a PS/2 mouse and can be used with IBM®-compatible personal computers or PS/2-based systems. The controller receives serial data from the keyboard or PS/2 mouse, checks the parity of the data, and presents the data to the system as a byte of data in its output buffer. Then, the controller asserts an interrupt to the system when data are placed in its output buffer. The keyboard and PS/2 mouse are required to acknowledge all data transmissions. No transmission should be sent to the keyboard or PS/2 mouse until an acknowledgement is received for the previous data byte.




Figure 12-1 Keyboard and Mouse Interface

### 12.1 Output Buffer

The output buffer is an 8-bit, read-only register at I/O address 60H (Default, PnP programmable I/O address LD5-CR60 and LD5-CR61). The keyboard controller uses the output buffer to send the scan code (from the keyboard) and required command bytes to the system. The output buffer can only be read when the output buffer full bit in the register (in the status register) is logical 1.

### 12.2 Input Buffer

The input buffer is an 8-bit, write-only register at I/O address 60h or 64h (Default, PnP programmable I/O address LD5-CR60, LD5-CR61, LD5-CR62, and LD5-CR63). Writing to address 60h sets a flag to indicate a data write; writing to address 64h sets a flag to indicate a command write. Data written to I/O address 60h is sent to the keyboard (unless the keyboard controller is expecting a data byte) through the controller's input buffer only if the input buffer full bit (in the status register) is logical 0.

### 12.3 Status Register

The status register is an 8-bit, read-only register at I/O address 64h (Default, PnP programmable I/O address LD5-CR62 and LD5-CR63) that holds information about the status of the keyboard controller and interface. It may be read at any time.

Table 12-1 Bit Map of Status Register

BIT	BUT FUNCTION	DESCRIPTION
0	Output Buffer Full	0: Output buffer empty 1: Output buffer full
1	Input Buffer Full	0: Input buffer empty 1: Input buffer full
2	System Flag	This bit may be set to 0 or 1 by writing to the system flag bit in the command byte of the keyboard controller. It defaults to 0 after a power-on reset.
3	Command/Data	0: Data byte 1: Command byte
4	Inhibit Switch	0: Keyboard is inhibited 1: Keyboard is not inhibited
5	Auxiliary Device Output Buffer	0: Auxiliary device output buffer empty 1: Auxiliary device output buffer full
6	General Purpose Time-out	0: No time-out error 1: Time-out error
7	Parity Error	0: Odd parity 1: Even parity (error)

## 12.4 Commands

Table 12-2 KBC Command Sets

COMMAND	FUNCTION																		
20h	Read Command Byte of Keyboard Controller																		
60h	<p>Write Command Byte of Keyboard Controller</p> <table border="1"> <thead> <tr> <th>BIT</th><th>BIT DEFINITION</th></tr> </thead> <tbody> <tr> <td>7</td><td>Reserved</td></tr> <tr> <td>6</td><td>IBM Keyboard Translate Mode</td></tr> <tr> <td>5</td><td>Disable Auxiliary Device</td></tr> <tr> <td>4</td><td>Disable Keyboard</td></tr> <tr> <td>3</td><td>Reserve</td></tr> <tr> <td>2</td><td>System Flag</td></tr> <tr> <td>1</td><td>Enable Auxiliary Interrupt</td></tr> <tr> <td>0</td><td>Enable Keyboard Interrupt</td></tr> </tbody> </table>	BIT	BIT DEFINITION	7	Reserved	6	IBM Keyboard Translate Mode	5	Disable Auxiliary Device	4	Disable Keyboard	3	Reserve	2	System Flag	1	Enable Auxiliary Interrupt	0	Enable Keyboard Interrupt
BIT	BIT DEFINITION																		
7	Reserved																		
6	IBM Keyboard Translate Mode																		
5	Disable Auxiliary Device																		
4	Disable Keyboard																		
3	Reserve																		
2	System Flag																		
1	Enable Auxiliary Interrupt																		
0	Enable Keyboard Interrupt																		
A4h	<p>Test Password</p> <p>Returns 0Fah if Password is loaded</p> <p>Returns 0F1h if Password is not loaded</p>																		
A5h	<p>Load Password</p> <p>Load Password until a logical 0 is received from the system</p>																		
A6h	<p>Enable Password</p> <p>Enable the checking of keystrokes for a match with the password</p>																		
A7h	Disable Auxiliary Device Interface																		
A8h	Enable Auxiliary Device Interface																		
A9h	<p>Interface Test</p> <table border="1"> <thead> <tr> <th>BIT</th><th>BIT DEFINITION</th></tr> </thead> <tbody> <tr> <td>00</td><td>No Error Detected</td></tr> <tr> <td>01</td><td>Auxiliary Device "Clock" line is stuck low</td></tr> <tr> <td>02</td><td>Auxiliary Device "Clock" line is stuck high</td></tr> <tr> <td>03</td><td>Auxiliary Device "Data" line is stuck low</td></tr> <tr> <td>04</td><td>Auxiliary Device "Data" line is stuck high</td></tr> </tbody> </table>	BIT	BIT DEFINITION	00	No Error Detected	01	Auxiliary Device "Clock" line is stuck low	02	Auxiliary Device "Clock" line is stuck high	03	Auxiliary Device "Data" line is stuck low	04	Auxiliary Device "Data" line is stuck high						
BIT	BIT DEFINITION																		
00	No Error Detected																		
01	Auxiliary Device "Clock" line is stuck low																		
02	Auxiliary Device "Clock" line is stuck high																		
03	Auxiliary Device "Data" line is stuck low																		
04	Auxiliary Device "Data" line is stuck high																		
Aah	<p>Self-test</p> <p>Returns 055h if self-test succeeds</p>																		
Abh	<p>Interface Test</p> <table border="1"> <thead> <tr> <th>BIT</th><th>BIT DEFINITION</th></tr> </thead> <tbody> <tr> <td>00</td><td>No Error Detected</td></tr> <tr> <td>01</td><td>Keyboard "Clock" line is stuck low</td></tr> <tr> <td>02</td><td>Keyboard "Clock" line is stuck high</td></tr> <tr> <td>03</td><td>Keyboard "Data" line is stuck low</td></tr> <tr> <td>04</td><td>Keyboard "Data" line is stuck high</td></tr> </tbody> </table>	BIT	BIT DEFINITION	00	No Error Detected	01	Keyboard "Clock" line is stuck low	02	Keyboard "Clock" line is stuck high	03	Keyboard "Data" line is stuck low	04	Keyboard "Data" line is stuck high						
BIT	BIT DEFINITION																		
00	No Error Detected																		
01	Keyboard "Clock" line is stuck low																		
02	Keyboard "Clock" line is stuck high																		
03	Keyboard "Data" line is stuck low																		
04	Keyboard "Data" line is stuck high																		
Adh	Disable Keyboard Interface																		

COMMAND	FUNCTION
Aeh	Enable Keyboard Interface
C0h	Read Input Port (P1) and send data to the system
C1h	Continuously puts the lower four bits of Port1 into the STATUS register
C2h	Continuously puts the upper four bits of Port1 into the STATUS register
D0h	Send Port 2 value to the system
D1h	Only set / reset GateA20 line based on system data bit 1
D2h	Send data back to the system as if it came from the Keyboard
D3h	Send data back to the system as if it came from Auxiliary Device
D4h	Output next received byte of data from system to Auxiliary Device
E0h	Reports the status of the test inputs
FXh	Pulse only RC (the reset line) low for 6µs if the Command byte is even

## 12.5 Hardware GATEA20/Keyboard Reset Control Logic

The KBC includes hardware control logic to speed-up GATEA20 and KBRESET. This control logic is controlled by LD5-CRF0 as follows:

### 12.5.1 KB Control Register (Logic Device 5, CR-F0)

BIT	7	6	5	4	3	2	1	0
NAME	KCLKS1	KCLKS0	RESERVED			P92EN	HGA20	HKBRST#
DEFAULT	1	0	0	0	0	0	0	0

BIT	DESCRIPTION	
7	<b>KCLKS1.</b>	Select the KBC clock rate. <b>Bits</b> <b>7 6</b> 0 0: Reserved 0 1: Reserved 1 0: KBC clock input is 12 MHz. 1 1: Reserved
6	<b>KCLKS0.</b>	
5-3	<b>RESERVED.</b>	
2	<b>P92EN (Port 92 Enable).</b> 1: Enables Port 92 to control GATEA20 and KBRESET. 0: Disables Port 92 functions.	
1	<b>HGA20 (Hardware GATEA 20).</b> 1: Selects hardware GATE A20 control logic to control GATE A20 signal. 0: Disables GATEA20 control logic functions.	
0	<b>HKBRST# (Hardware Keyboard Reset).</b> 1: Selects hardware KB RESET control logic to control KBRESET signal. 0: Disables hardware KB RESET control logic function.	

When the KBC receives data that follows a “D1” command, the hardware control logic sets or clears GATE A20 according to received data bit 1. Similarly, the hardware control logic sets or clears KBRESET depending on received data bit 0. When the KBC receives an “FE” command, the KBRESET is pulse low for 6  $\mu$ s (Min.) with a 14  $\mu$ s (Min.) delay.

GATE A20 and KBRESET are controlled by either software or hardware logic, and they are mutually exclusive. Then, GATE A20 and KBRESET are merged with Port92 when the P92EN bit is set.

**12.5.2 Port 92 Control Register (Default Value = 0x24)**

BIT	7	6	5	4	3	2	1	0
NAME	RES. (0)		RES. (1)	RES. (0)		RES. (1)	SGA20	PLKBRST#
DEFAULT	0	0	1	0	0	1	0	0

BIT	DESCRIPTION
7-6	<b>RES. (0)</b>
5	<b>RES. (1)</b>
4-3	<b>RES. (0)</b>
2	<b>RES. (1)</b>
1	<b>SGA20 (Special GATE A20 Control)</b> 1: Drives GATE A20 signal to high. 0: Drives GATE A20 signal to low.
0	<b>PLKBRST# (Pulled-low KBRESET)</b> . A logical 1 on this bit causes KBRESET to drive low for 6 µS(Min.) with a 14 µS(Min.) delay. Before issuing another keyboard-reset command, the bit must be cleared.

## 13. CONSUMER INFRARED REMOTE (CIR)

Regarding the receiving of IR Block, the hardware uses the sampling rates of 1us, 25us, 50us and 100us to calculate the widths of H Level and L Level. The results are saved/stored in 32\*8 RX FIFO. The max widths of H Level and L Level will be determined by Sample Limit Count Register. During the receiving, the hardware will reflect the FIFO status in RX FIFO Status Register. In addition, the hardware also generates status, such as Data Ready, Trigger Level Reach, FIFO Overrun and FIFO underrun, in RC Status Register.

As for the transmission, the user has to set up the Carrier frequency and the transmission mode first and then writes the widths of H Level and L Level via TX FIFO. The hardware will add Carrier to H Level according to the transmission mode.

### 13.1 CIR Register Table

Table 13-1 CIR Register Table

RC Block															
ExtAddr	Name	7	6	5	4	3	2	1	0						
base+0	IRCON	R	WIREN	TXEN	RXEN	WRXINV	RXINV	Sample Period Select							
base+1	IRSTS	RDR	RTR	PE	RFO	TE	TTR	TFU	GH						
base+2	IREN	RDR	RTR	PE	RFO	TE	TTR	TFU	GH						
base+3	RXFCONT	RXFIFO Count													
base+4	CP	MODE	Reserved						Carrier Prescalar						
base+5	CC	Carrier Period													
base+6	SLCH	Sample Limit Count High Byte													
base+7	SLCL	Sample Limit Count Low Byte													
base+8	FIFOCON	TXFIFOCLR	R	Tx Trigger Level		RXFIFOCLR	R	Rx Trigger Level							
base+9	IRFIFOSTS	IR_Pending	RX_GS	RX_FTA	RX_Empty	RX_Full	TX_FTA	TX_Empty	TX_Full						
base+A	SRXFIFO	Sample RX FIFO													
base+B	TXFCONT	TX FIFO Count													
base+C	STXFIFO	Sample TX FIFO													
base+D	FCCH	Frame Carrier Count High Byte													
base+E	FCCL	Frame Carrier Count Low Byte													
base+F	IRFSM	R	Decoder FSM			R	Encoder FSM								

#### 13.1.1 IR Configuration Register – Base Address + 0

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Received	WIREN	TXEN	RXEN	WRXINV	RXINV	Sample Period Select	
DEFAULT	0	0	0	0	0	1	0	0

BIT	DESCRIPTION
7	Received.
6	Wide-band IR Enable

5	<b>TX Enable</b> 1: Transmission Enable. After confirming that FIFO is not empty, the transmission starts (the hardware will wait until TX FIFO data are written). If TX Enable is set to 0 during the transmission, the transmission stops when the transmission of FIFO data is completed. 0: Transmission Disable.
4	<b>RX Enable</b>
3	<b>Wide-band IR Rx Invert Enable</b> 0: Dongle Carrier ON is high, OFF (Idle) is low. 1: Dongle Carrier ON is low, OFF (Idle) is high.
2	<b>IR Rx Invert Enable</b> 0: Dongle Carrier ON is high, OFF (Idle) is low. 1: Dongle Carrier ON is low, OFF (Idle) is high.
1~0	<b>Sample Period Select</b> 00:1us, 01: 25us, 10: 50us, 11: 100us Note: In the 1us mode, the pulse mode will not function due to the IR regulations.

### 13.1.2 IR Status Register – Base Address + 1

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
Name	<b>RDR</b>	<b>RTR</b>	<b>PE</b>	<b>RFO</b>	<b>TE</b>	<b>TTR</b>	<b>TFU</b>	<b>GH</b>
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>RX Data Ready</b> (Writing 1 will clear the bit).
6	<b>RX FIFO Trigger Level Reach</b> (Writing 1 will clear the bit).
5	<b>Packet End</b> (Writing 1 will clear the bit).
4	<b>RX FIFO Overrun</b> (Overrun and Data Ready will be simultaneously generated. Writing 1 will clear the bit).
3	<b>TX FIFO Empty</b> (Writing 1 will clear the bit).
2	<b>TX FIFO Trigger Level Reach</b> (Writing 1 will clear the bit).
1	<b>TX FIFO Underrun</b> (Writing 1 will clear the bit).
0	<b>Min Length Detected</b> (Writing 1 will clear the bit) 1: The IR Data length received is shorter than the default value. 0: The IR Data length received is longer than the default value.

### 13.1.3 IR Interrupt Configuration Register – Base Address + 2

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0

NAME	RDR	RTR	PE	RFO	TE	TTR	TFU	GH
DEFAULT	0	0	0	0	0	0	0	0

1: Enable interrupt; 0: Disable interrupt

BIT	DESCRIPTION
7	<b>RX Data Ready</b>
6	<b>RX FIFO Trigger Level Reach</b>
5	<b>Packet End</b>
4	<b>RX FIFO Overrun</b> (Overrun and Data Ready will be simultaneously generated).
3	<b>TX FIFO Empty</b>
2	<b>TX FIFO Trigger Level Reach</b>
1	<b>TX FIFO Underrun</b>
0	<b>Min Length Detected</b>

Note. When an Interrupt occurs, it only can be cleared by writing IR Status Register to 1.

#### 13.1.4 RX FIFO Count– Base Address + 5

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>FIFO Count</b>							
DEFAULT	0	0	0	0	0	0	0	0

1: Enable; 0: Disable

BIT	DESCRIPTION
7~0	<b>RX FIFO Count</b>

#### 13.1.5 IR TX Carrier Prescalar Configuration Register (CP) – Base Address + 4

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Mode	Reserved						CP
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>Mode</b> 0 : DC Mode 1 : Pulse Mode
6~1	<b>Reserved.</b>
0	<b>Carrier Prescalar (CP)</b> . This bit is set for the Prescalar value of the IR TX carrier

	frequency.
--	------------

### 13.1.6 IR TX Carrier Period Configuration Register (CC) – Base Address + 5

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Carrier Period (CC)							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	This byte is set for IR TX carrier period. The actual carrier period will be: Period = $2 * (2 ^ (CP*2)) * (CC+1) / (\text{System Clock})$ , where the frequency = 1 / period, and System Clock = 24MHz. Setting CP and CC to 0 will cause stop the device to from use using anyno carrier at all (that is, no light modulation, just constant on and off periods). The period count value CC can be any number from 0 to 255.

### 13.1.7 IR RX Sample Limited Count High Byte Register (RCLCH) – Base Address + 6

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Sample Limited Count High Byte							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	This byte is defined as the high byte of the limited count in the IR RX mode.

### 13.1.8 IR RX Sample Limited Count Low Byte Register (RCLCL) – Base Address + 7

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Sample Limited Count low Byte							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	This byte is defined as the low byte of the limited count in the IR RX mode.

Note. (RCLCH, RCLCL) is defined as 16 bits value of the limited count in the IR RX mode. When the RX date length reaches the limited count, Packet End status will appear.

### 13.1.9 IR FIFO Configuration Register (FIFOCON) – Base Address + 8

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	TXFIFOCLR	Reserved	TX Trigger Level		RXFIFOCLR	Reserved	RX Trigger Level	
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>TX FIFO Cleared.</b>
6	<b>Reserved.</b>
5~4	<b>TX Trigger Level</b> Bits 5 4 0 0: 31 0 1: 24 1 0: 16 1 1: 8
3	<b>RX FIFO Cleared.</b>
2	<b>Reserved.</b>
1~0	<b>RX Trigger Level</b> Bits 1 0 0 0: 1 0 1: 8 1 0: 16 1 1: 24

### 13.1.10IR Sample RX FIFO Status Register – Base Address + 9

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	IR_Pending	RX_GS	RX_FTA	RX_Empty	RX_Full	TX_FTA	TX_Empty	TX_Full
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>IR Pending</b> 1: No Interrupt 0: Interrupt issue
6	<b>Minimum Length Detect Status.</b> This bit will be cleared when Packet End appears.
5	<b>RX FIFO Trigger Level Active.</b>
4	<b>RX FIFO Empty Flag.</b>
3	<b>RX FIFO Full Flag.</b>
2	<b>TX FIFO Trigger Level Active.</b>

BIT	DESCRIPTION
1	TX FIFO Empty Flag.
0	TX FIFO Full Flag.

### 13.1.11IR Sample RX FIFO Register – Base Address + A

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Voltage Level	Sample RX FIFO						

BIT	DESCRIPTION
7	<b>Voltage Level</b> 0: Low, 1: High
6~0	<b>RX data length</b> (Unit : Sample Period) Note: 1. 0x80 is Packet End. The hardware enters the Idle state after checking Rx Channel. 2. When 0x00 represents the glitch packet, it means pulses shorter than 3/4 sample period are received. 3. Pulses that are shorter than 1/4 sample periods will be ignored automatically.

### 13.1.12TX FIFO Count– Base Address + 5

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	TX FIFO Count							
DEFAULT	0	0	0	0	0	0	0	0

1: Enable; 0: Disable

BIT	DESCRIPTION
7~0	TX FIFO Count

### 13.1.13IR Sample TX FIFO Register – Base Address + C

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Voltage Level	Sample TX FIFO						

BIT	DESCRIPTION

7	<b>Voltage Level</b> 0: Low, 1: High
6~0	<b>TX data length</b> (Unit : Sample Period)

**13.1.14IR Carrier Count High Byte Register – Base Address + D**

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Carrier Count High Byte							

BIT	DESCRIPTION
7~0	<b>Carrier Count High Byte.</b> This byte records the total amount of the total rising edges until time-out event appears.

**13.1.15IR Carrier Count Low Byte Register – Base Address + E**

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Carrier Count Low Byte							

BIT	DESCRIPTION
7~0	<b>Carrier Count Low Byte.</b> This byte records the total amount of the the rising edges until time-out event appears.

After a time-out of reception on the learning receiver, this response is sent to tell the host the carrier frequency of the previous sample. The Carrier Count High Byte (ch) and Carrier Count Low Byte (cl) specify the cycle counts of cycles of the carrier. Carrier counts can also be thought of regarded as the number of leading edges in the previous sample.

This is used to calculate the calculate carrier frequency is as followsfollowed:

$$\text{lastCarrierCount}_{(\text{decimal})} = \text{ch} * 256 + \text{cl};$$

Thus,

$$\text{Carrier frequency} = (\text{lastCarrierCount}) / (\text{irPacketOnDuration});$$

The **irPacketOnDuration** value is the total amount of time that the envelope of the signal was is high. The IR receiver should keep track of the time that of the high envelope is high and return it using this response.

This response is unsolicited. It is returned by the receiver when IR arrives but is never explicitly requested.

**13.1.16IR FSM Status Register (IRFSM) – Base Address + F**

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved	Decoder FSM			Reserved	Encoder FSM		

DEFAULT	0	0	0	0	0	0	0	0
---------	---	---	---	---	---	---	---	---

BIT	DESCRIPTION
7	<b>Reserved.</b>
6	<b>Decoder over status</b>
5	<b>Decoder continuing status</b>
4	<b>Decoder wait H status</b> 1: idle, 0: RX busy
3	<b>Reserved.</b>
2	<b>Encoder Idle Status.</b> 1: idle, 0: TX busy
1	<b>Encoder Read Status</b>
0	<b>Encoder Level Output Status</b>

### 13.1.17IR Minimum Length Register – Base Address + F

Attribute: Write Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Min Length Register							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	<b>Min Length Register.</b> Set up the shortest expected length of each carrier on the RX receiver (Unit: Sample Clock).

## 14. CONSUMER INFRARED REMOTE (CIR) WAKE-UP

One of the features of the NCT6779D is system boot-up by a remote controller. The hardware will store a specifically appointed key command from the IR remote controller in the FIFO of 67Byte.

The same key is required to re-boot the system after the computer shut-down. Such way can be applied to any remote controllers. Learning is necessary only at the first time.

### 14.1 CIR WAKE-UP Register Table

RC Block															
ExtAddr	Name	7	6	5	4	3	2	1	0						
base+0	IRCON	DEC_RST	Mode[1]	Mode[0]	RXEN	IgnoreEN	RXINV	Sample Period Select							
base+1	IRSTS	RDR	RTR	PE	RFO	GH	R	R	IR Pending						
base+2	IREN	RDR	RTR	PE	RFO	GH	R								
Base+3	FIFO_COMPARE_DEEP														
base+4	FIFO_COMPARE_TOLERANCE														
base+5	FIFO_Count														
Base+6	SLCH	Sample Limit Count High Byte													
base+7	SLCL	Sample Limit Count Low Byte													
base+8	FIFOCON	R				RXFIFOCLR	R	Rx Trigger Level							
base+9	SRXFSTS	GS	FTA	Empty	Full	R									
base+A	Sample RX FIFO														
base+B	WR_FIFO_DATA														
Base+C	Read FIFO Only														
Base+D	Read FIFO Only Index														
Base+E	FIFO_Ignore														
Base+F	IRFSM	R	Decoder FSM				R	Wakeup Event							

#### 14.1.1 IR Configuration Register – Base Address + 0

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	DEC_RST	Mode[1]	Mode[0]	RXEN	Received	RXINV	Sample Period Select	
DEFAULT	0	0	1	0	0	1	1	0

BIT	DESCRIPTION
7	<b>Reset CIR DECODER</b> ( Write 1 to clear)
6	<b>Mode[1]</b> : 0: FIFO can't be written 1: FIFO can be written
5	<b>Mode[0]</b> 0: Learning Mode

BIT	DESCRIPTION
	1: Wake up Mode (Before enter in Power S3 state, this bit should be set) This bit reset by VCC.
4	<b>RX Enable</b>
3	<b>Ignore Bit Enable</b>
2	<b>IR Rx Invert Enable</b> 0: Dongle Carrier ON is high, OFF (Idle) is low. 1: Dongle Carrier ON is low, OFF (Idle) is high.
1~0	<b>Sample Period Select</b> 00:1us, 01: 25us, 10: 50us, 11: 100us Note: In the 1us mode, the pulse mode will not function due to the IR regulations.

#### 14.1.2 IR Status Register – Base Address + 1

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>RDR</b>	<b>RTR</b>	<b>PE</b>	<b>RFO</b>	<b>GH</b>	<b>Received</b>		<b>IR_Pending</b>
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>RX Data Ready</b> (Writing 1 will clear the bit).
6	<b>RX FIFO Trigger Level Reach</b> (Writing 1 will clear the bit).
5	<b>Packet End</b> (Writing 1 will clear the bit).
4	<b>RX FIFO Overrun</b> (Overrun and Data Ready will be simultaneously generated. Writing 1 will clear the bit).
3	<b>Min Length Detected</b> (Writing 1 will clear the bit) 1: The IR Data length received is shorter than the default value. 0: The IR Data length received is longer than the default value.
2~1	<b>Reserved.</b>
0	<b>IR Pending</b> 1: No Interrupt 0: Interrupt issue

#### 14.1.3 IR Interrupt Configuration Register – Base Address + 2

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>RDR</b>	<b>RTR</b>	<b>PE</b>	<b>RFO</b>	<b>GH</b>	<b>Reserved</b>		
DEFAULT	0	0	0	0	0	0	0	0

1: Enable interrupt; 0: Disable interrupt

BIT	DESCRIPTION
7	<b>RX Data Ready</b>
6	<b>RX FIFO Trigger Level Reach</b>
5	<b>Packet End</b>
4	<b>RX FIFO Overrun</b> (Overrun and Data Ready will be simultaneously generated).
3	<b>Min Length Detected</b>
2~0	<b>Reserved</b>

Note. When an Interrupt occurs, it only can be cleared by writing IR Status Register to 1.

#### 14.1.4 IR TX Configuration Register – Base Address + 3

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>FIFO Compare Deep</b>							
DEFAULT	0	1	0	0	0	0	1	1

1: Enable; 0: Disable

BIT	DESCRIPTION
7~0	When in S3 state, how many bytes need to compare. Default is 67 bytes.

#### 14.1.5 IR FIFO Compare Tolerance Configuration Register – Base Address + 4

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>FIFO Compare Tolerance</b>							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	<b>FIFO Data Tolerance between Learning mode and Wakeup mode.</b> (Every byte) FIFO Date Tolerance = (Learning mode data) – (Wakeup mode data)

#### 14.1.6 RX FIFO Count– Base Address + 5

Attribute: Read

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>FIFO Count</b>							
DEFAULT	0	0	0	0	0	0	0	0

1: Enable; 0: Disable

BIT	DESCRIPTION
7~0	RX FIFO Count

#### 14.1.7 IR RX Sample Limited Count High Byte Register (RCLCH) – Base Address + 6

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Sample Limited Count High Byte							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	This byte is defined as the high byte of the limited count in the IR RX mode.

#### 14.1.8 IR RX Sample Limited Count Low Byte Register (RCLCL) – Base Address + 7

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Sample Limited Count low Byte							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	This byte is defined as the low byte of the limited count in the IR RX mode.

Note. (RCLCH, RCLCL) is defined as 16 bits value of the limited count in the IR RX mode. When the RX date length reaches the limited count, Packet End status will appear.

#### 14.1.9 IR FIFO Configuration Register (FIFOCON) – Base Address + 8

Attribute: Read/Write

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved				RXFIFOCLR	Reserved	RX Trigger Level	
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~4	Reserved
3	RX FIFO Cleared.
2	Reserved.
1~0	RX Trigger Level Bits 1 0 0 0: 67

	0 1: 66
	1 0: 65
	1 1: 64

#### 14.1.10IR Sample RX FIFO Status Register – Base Address + 9

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	GS	FTA	Empty	Full	Reserved			
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>Minimum Length Detect Status.</b> This bit will be cleared when Packet End appears.
6	<b>RX FIFO Trigger Level Active.</b>
5	<b>RX FIFO Empty Flag.</b>
4	<b>RX FIFO Full Flag.</b>
3~0	<b>Reserved</b>

#### 14.1.11IR Sample RX FIFO Register – Base Address + A

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Voltage Level	Sample RX FIFO						

BIT	DESCRIPTION
7~6	<b>Voltage Level</b> 0: Low, 1: High
0	<b>RX data length</b> (Unit : Sample Period) Note: 1. 0x80 is Packet End. The hardware enters the Idle state after checking Rx Channel. 2. When 0x00 represents the glitch packet, it means pulses shorter than 3/4 sample period are received. 3. Pulses that are shorter than 1/4 sample periods will be ignored automatically.

#### 14.1.12Write FIFO – Base Address + B

Attribute: Write Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Voltage Level	Write Sample RX FIFO						

BIT	DESCRIPTION
7~6	<b>Voltage Level</b> 0: Low, 1: High
0	<b>RX data length</b> (Unit : Sample Period)

Note. Before writing FIFO Data, mode[1] register should be set.

#### 14.1.13 Read FIFO Only – Base Address + C

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>Sample RX FIFO</b>							

BIT	DESCRIPTION
7~6	<b>Voltage Level</b> 0: Low, 1: High
0	RX data length (Unit : Sample Period)

Note. Only Read FIFO Data.

#### 14.1.14 Read FIFO Index – Base Address + D

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	<b>FIFO Index</b>							

BIT	DESCRIPTION
7~0	Indicate that FIFO Index when only read FIFO data(Base Address + C)

Note. Only Read FIFO Data.

#### 14.1.15 Reserved – Base Address + E

**14.1.16 IR FSM Status Register (IRFSM) – Base Address + F**

Attribute: Read Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Reserved	Decoder FSM			Reserved			Wake up event
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	Reserved
6~4	CIR State Machine
3~1	Reserved
0	<b>Wake up event:</b> 0: CIR wake up event has not been triggered. 1: CIR wake up event has been triggered. (Wake up event clear: Write 11b to “Logic Decice A, CRE8h, bit7~6” then 00b.)

**14.1.17 IR Minimum Length Register – Base Address + F**

Attribute: Write Only

Size: 8 bits

BIT	7	6	5	4	3	2	1	0
NAME	Min Length Register							
DEFAULT	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7~0	Min Length Register. Set up the shortest expected length of each carrier on the RX receiver (Unit: Sample Clock).

## 15. POWER MANAGEMENT EVENT

The PME# (pin 65) signal is connected to the South Bridge and is used to wake up the system from S1 ~ S5 sleeping states.

One control bit and four registers in the NCT6779D are associated with the PME function. The control bit is at Logical Device A, CR[F2h], bit[0] and is for enabling or disabling the PME function. If this bit is set to "0", the NCT6779D won't output any PME signal when any of the wake-up events has occurred and is enabled. The four registers are divided into PME status registers and PME interrupt registers of wake-up events<sup>Note.1</sup>.

- 1) The PME status registers of wake-up event:
  - At Logical Device A, CR[F3h] and CR[F4h]
  - Each wake-up event has its own status
  - The PME status should be cleared by writing a "1" before enabling its corresponding bit in the PME interrupt registers
- 2) The PME interrupt registers of wake-up event:
  - At Logical Device A, CR[F6h] and CR[F7h]
  - Each wake-up event can be enabled / disabled individually to generate a PME# signal

<sup>Note.1</sup> PME wake-up events that the NCT6779D supports include:

- Mouse event\*
- Keyboard event\*
- GP41, GP46, GP31, GP32 events \*
- CIR\*
- Printer IRQ event
- UART A IRQ event
- UART B IRQ event
- IR IRQ event
- Hardware Monitor IRQ event
- WDT1 event
- RIA (UARTA Ring Indicator) event
- RIB (UARTB Ring Indicator) event

<sup>Note.2</sup> All the above support both S0 and S1 states. Events with the "\*" mark also support S3 ~ S5 states.

### 15.1 Power Control Logic

This chapter describes how the NCT6779D implements its ACPI function via these power control pins: PSIN# (Pin 61), PSOUT# (Pin 60), SLP\_S3# (Pin 64) and PSON# (Pin 63). The following figure illustrates the relationships.




Figure 15-1 Power Control Mechanism

### 15.1.1 PSON# Logic

#### 15.1.1.1 Normal Operation

The PSOUT# signal will be asserted low if the PSIN# signal is asserted low. The PSOUT# signal is held low for as long as the PSIN# is held low. The South Bridge controls the SLP\_S3# signal through the PSOUT# signal. The PSON# is directly connected to the power supply to turn on or off the power.

Figure 15-2 shows the power on and off sequences.

The ACPI state changes from S5 to S0, then to S5




Figure 15-2 Power Sequence from S5 to S0, then Back to S5

### 15.1.2 AC Power Failure Resume

By definition, AC power failure means that the standby power is removed. The power failure resume control logic of the NCT6779D is used to recover the system to a pre-defined state after AC power failure. Two control bits at Logical Device A, CR[E4h], bits[6:5] indicate the pre-defined state. The definition of these two bits is listed in the following table:

Table 15-1 Bit Map of Logical Device A, CR[E4h], Bits[6:5]

<b>LOGICAL DEVICE A, CR[E4H], BITS[6 :5]</b>	<b>DEFINITION</b>
00	System always turns off when it returns from AC power failure
01	System always turns on when it returns from AC power failure
10	System turns off / on when it returns from power failure depending on the state before the power failure. (Please see Note 1)
11	User defines the state before the power failure. (The previous state is set at CRE6[4]. Please see Note 2)

Note1. The NCT6779D detects the state before power failure (on or off) through the SLP\_S3# signal and the 3VCC power. The relation is illustrated in the following two figures.




Figure 15-3 The previous state is “on”  
3VCC falls to 2.6V and SLP\_S3# keeps at 2.0V.




Figure 15-4 The previous state is “off”.  
3VCC falls to 2.6V and SLP\_S3# keeps at 0.8V.

Note 2.

<b>Logical Device A, CR[E6h] bit [4]</b>	<b>Definition</b>
0	User defines the state to be “on”
1	User defines the state to be “off”

To ensure that VCC does not fall faster than VSB in various ATX Power Supplies, the NCT6779D adds the option of “user define mode” for the pre-defined state before AC power failure. BIOS can set the pre-defined state to be “On” or “Off”. According to this setting, the system is returned to the pre-defined state after the AC power recovery.

## 15.2 Wake Up the System by Keyboard and Mouse

The NCT6779D generates a low pulse through the PSOUT# pin to wake up the system when it detects a key code pressed or mouse button clicked. The following sections describe how the NCT6779D works.

### 15.2.1 Waken up by Keyboard events

The keyboard Wake-Up function is enabled by setting Logical Device A, CR[E0h], bit 6 to “1”.

There are two keyboard events can be used for the wake-up

- 1) Any key – Set bit 0 at Logical Device A, CR[E0h] to “1” (Default).
- 2) Specific keys (Password) – Set bit 0 at Logical Device A, CR[E0h] to “0”.

Three sets of specific key combinations are stored at Logical Device A. CR[E1h] is an index register to indicate which byte of key code storage (0x00h ~ 0x0Eh, 0x30h ~ 0x3Eh, 0x40h ~ 0x4Eh) is going to be read or written through CR[E2h]. According to IBM 101/102 keyboard specification, a complete key code contains a 1-byte make code and a 2-byte break code. For example, the make code of “0” is 0x45h, and the corresponding break code is 0xF0h, 0x45h.

The approach to implement Keyboard Password Wake-Up Function is to fill key codes into the password storage. Assume that we want to set “012” as the password. The storage should be filled as below. Please note that index 0x09h ~ 0x0Eh must be filled as 0x00h since the password has only three numbers.

<b>Index(CRE1)→</b>	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E
<b>Data(CRE2)→</b>	1E	F0	1E	16	F0	16	45	F0	45	00	00	00	00	00	00

First-pressed key “0”

Second-pressed key “1”

Third-pressed key “2”

### 15.2.2 Waken up by Mouse events

The mouse Wake-Up function is enabled by setting Logical Device A, CR[E0h], bit 5 to “1”.

The following specific mouse events can be used for the wake-up:

- Any button clicked or any movement
- One click of the left or the right button
- One click of the left button
- One click of the right button
- Two clicks of the left button
- Two clicks of the right button.

Three control bits (ENMDAT\_UP, MSRKEY, MSXKEY) define the combinations of the mouse wake-up events. Please see the following table for the details.

Table 15-2 Definitions of Mouse Wake-Up Events

ENMDAT_UP (LOGICAL DEVICE A, CR[E6H], BIT 7)	MSRKEY (LOGICAL DEVICE A, CR[E0H], BIT 4)	MSXKEY (LOGICAL DEVICE A, CR[E0H], BIT 1)	WAKE-UP EVENT
1	x	1	Any button clicked or any movement.
1	x	0	One click of the left or right button.
0	0	1	One click of the left button.
0	1	1	One click of the right button.
0	0	0	Two clicks of the left button.
0	1	0	Two clicks of the right button.

### 15.3 Resume Reset Logic

The RSMRST# (Pin 101) signal is a reset output and is used as the VSB power on reset signal for the South Bridge.

When the NCT6779D detects the 3VSB voltage rises to "V1", it then starts a delay – "t1" before the rising edge of RSMRST# asserting. If the 3VSB voltage falls below "V2", the RSMRST# de-asserts immediately.

Timing and voltage parameters are shown in Figure 15-5 and Table 15-3.




Figure 15-5 Mechanism of Resume Reset Logic

Table 15-3 Timing and Voltage Parameters of RSMRST#

NAME	PARAMETER	MIN.	MAX.	UNIT
V1	3VSB Valid Voltage	-	3.033	V
V2	3VSB Ineffective Voltage	2.882	-	V
t1	Valid 3VSB to RSMRST# inactive	200	300	ms

## 16. SERIALIZED IRQ

The NCT6779D supports a serialized IRQ scheme. This allows a signal line to be used to report the parallel interrupt requests. Since more than one device may need to share the signal serial SERIRQ signal, an open drain signal scheme is employed. The clock source is the PCI clock. The serialized interrupt is transferred on the SERIRQ signal, one cycle consisting of three frames types: the Start Frame, the IRQ/Data Frame, and the Stop Frame.

### 16.1 Start Frame

There are two modes of operation for the SERIRQ Start Frame: Quiet mode and Continuous mode.

In the Quiet mode, the NCT6779D drives the SERIRQ signal active low for one clock, and then tri-states it. This brings all the state machines of the NCT6779D from idle to active states. The host controller (the South Bridge) then takes over driving SERIRQ signal low in the next clock and continues driving the SERIRQ low for programmable 3 to 7 clock periods. This makes the total number of clocks low 4 to 8 clock periods. After these clocks, the host controller drives the SERIRQ high for one clock and then tri-states it.

In the Continuous mode, the START Frame can only be initiated by the host controller to update the information of the IRQ/Data Frame. The host controller drives the SERIRQ signal low for 4 to 8 clock periods. Upon a reset, the SERIRQ signal is defaulted to the Continuous mode for the host controller to initiate the first Start Frame.

Please see the diagram below for more details.

Start Frame Timing with source sampled a low pulse on IRQ1.




Figure 16-1 Start Frame Timing with Source Sampled A Low Pulse on IRQ1

H=Host Control

SL=Slave Control

R=Recovery

T=Turn-around

S=Sample

Note:

1. The Start Frame pulse can be 4-8 clocks wide.
2. The first clock of Start Frame is driven low by the NCT6779D because IRQ1 of the NCT6779D needs an interrupt request. Then the host takes over and continues to pull the SERIRQ low.

## 16.2 IRQ/Data Frame

Once the Start Frame has been initiated, the NCT6779D must start counting frames based on the rising edge of the start pulse. Each IRQ/Data Frame has three clocks: the Sample phase, the Recovery phase, and the Turn-around phase.

During the Sample phase, the NCT6779D drives SERIRQ low if the corresponding IRQ is active. If the corresponding IRQ is inactive, then SERIRQ must be left tri-stated. During the Recovery phase, the NCT6779D device drives the SERIRQ high. During the Turn-around phase, the NCT6779D device leaves the SERIRQ tri-stated. The NCT6779D starts to drive the SERIRQ line from the beginning of "IRQ0 FRAME" based on the rising edge of PCICLK.

The IRQ/Data Frame has a specific numeral order, as shown in Table 16-1.

Table 16-1 SERIRQ Sampling Periods

SERIRQ SAMPLING PERIODS			
IRQ/DATA FRAME	SIGNAL SAMPLED	# OF CLOCKS PAST START	EMPLOYED BY
1	IRQ0	2	Reserved
2	IRQ1	5	Keyboard
3	SMI#	8	H/W Monitor & SMI
4	IRQ3	11	IR
5	IRQ4	14	UART A
6	IRQ5	17	-
7	IRQ6	20	FDC
8	IRQ7	23	LPT
9	IRQ8	26	-
10	IRQ9	29	-
11	IRQ10	32	-
12	IRQ11	35	-
13	IRQ12	38	Mouse
14	IRQ13	41	Reserved
15	IRQ14	44	-
16	IRQ15	47	-
17	IOCHK#	50	-
18	INTA#	53	-
19	INTB#	56	-
20	INTC#	59	-
21	INTD#	62	-
32:22	Unassigned	95	-

## 16.3 Stop Frame

Publication Release Date: March 29, 2012

Version: 1.0

After all IRQ/Data Frames have completed, the host controller will terminate SERIRQ with a Stop frame. Only the host controller can initiate the Stop Frame by driving SERIRQ low for 2 or 3 clocks. If the Stop Frame is low for 2 clocks, the Sample mode of next SERIRQ cycle's Sample mode is the Quiet mode. If the Stop Frame is low for 3 clocks, the Sample mode of next SERIRQ cycle is the Continuous mode.

Please see the diagram below for more details.




Figure 16-2 Stop Frame Timing with Host Using 17 SERIRQ Sampling Period

H=Host Control

R=Recovery

T=Turn-around

S=Sample

I= Idle.

Note:

1. There may be none, one or more Idle states during the Stop Frame.
2. The Start Frame pulse of next SERIRQ cycle may or may not start immediately after the turn-around clock of the Stop Frame.

## 17. WATCHDOG TIMER

The Watchdog Timer of the NCT6779D consists of an 8-bit programmable time-out counter and a control and status register. GPIO0, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7 provides an alternative WDT1 function. This function can be configured by the relative GPIO control register. The units of Watchdog Timer counter can be selected at Logical Device 8, CR[F5h], bit[3]. The time-out value is set at Logical Device 8, CR[F6h]. Writing zero disables the Watchdog Timer function. Writing any non-zero value to this register causes the counter to load this value into the Watchdog Timer counter and start counting down.

When Watchdog Timer 1 time-out event is occurring, GPIO0, GPIO2, GPIO4, GPIO6, bit[0],[4], GPIO3, bit[3], and GPIO7, bit[0] will trigger a low pulse apporx 100mS or low level by Logical Device 8 CR[F5h], bit[0]. In other words, when the value is counted down to zero, the timer stops, and the NCT6779D sets the WDT1 status bit in Logical Device 8, CR[F7h], bit[4]. Writing a zero will clear the status bit. It. This bit will also be cleared if LRESET# or PWROK# signal is asserted.

## 18. GENERAL PURPOSE I/O

### 18.1 GPIO ARCHITECTURE

The NCT6779D provides 67 input/output ports that can be individually configured to perform a simple basic I/O function or alternative, pre-defined function. Users can configure each individual port to be an input or output port by programming respective bit in selection register (0 = output, 1 = input). Invert port value by setting inversion register (0 = non-inverse, 1 = inver-se). Port value is read/write through data register.

In addition, only **GP41**, **GP46**, **GP31** and **GP32** are designed to be able to assert **PSOUT#** or **PME#** signal to wake up the system if any of them has any transitions. There are about 16ms debounced circuit inside these 4 GPIOs and it can be disabled by programming respective bit (LD9, CR[FEh] bit 4~7). The following table gives more detailed register map on GP41, GP46, GP31 and GP32.

Table 18-1 Relative Control Registers of GPIO 41, 46, 31 and 32 that Support Wake-Up Function

	EVENTROUTE I (PSOUT#)  0 : DISABLE 1 : ENABLE	EVENTROUTE II (PME#)  0 : DISABLE 1 : ENABLE	EVENT DEBOUNCED  0 : ENABLE 1 : DISABLE
GPIO41 (PIN52)	LDA, CR[FEh] bit7	LDA, CR[FEh] bit3	LD9, CR[FEh] bit4
GPIO46 (PIN38)	LDA, CR[FEh] bit6	LDA, CR[FEh] bit2	LD9, CR[FEh] bit5
GPIO31 (PIN76)	LDA, CR[FEh] bit5	LDA, CR[FEh] bit1	LD9, CR[FEh] bit6
GPIO32 (PIN75)	LDA, CR[FEh] bit4	LDA, CR[FEh] bit0	LD9, CR[FEh] bit7

Table 18-2 GPIO Group Programming Table

Equips maximum 67-pin GPIOs.					
<b>GPIO0 Group</b>					
Enable: Logic Device 8, CR30[1]					
Data: Logic Device 8, E0~E3					
Multi-function: WDTO, SMI, BEEP, MLED (Logic Device 8, CRE4[0~7])					
Reset: Logic Device A, CRE9[0]					
OD/PP: Logic Device F, CRE9					
Name	Pin	Default function	Default type	GPIO power plane	Switch default function to GPIO
GP00	121	AUXFANOUT0	Output	3VCC	CR1C[0]=1
GP01	122	AUXFANOUT1	Output	3VCC	CR1C[1]=1

GP02	123	AUXFANOUT2	Output	3VCC	CR1C[2]=1
GP03	2	OVT#	Output (OD)	3VCC	CR1C[4:3]=00
GP04	3	AUXFANIN0	Input	3VCC	CR1C[5]=1
GP05	4	AUXFANIN1	Input	3VCC	CR1C[6]=1
GP06	5	AUXFANIN2	Input	3VCC	CR1C[7]=1
GP07	6	GP07	Input	3VCC	

**GPIO1 Group**

Enable: Logic Device 9, CR30[1]

Data: Logic Device 8, F0~F3

Multi-function: GRN, YLW (Logic Device 8, CRF4[0~7])

Reset: Logic Device A, CRE9[1]

OD/PP: Logic Device F, CRE0

Name	Pin	Default function	Default type	GPIO power plane	Switch default function to GPIO
GP10	14	GP10	Input	3VSB	
GP11	13	GP11	Input	3VSB	
GP12	12	GP12	Input	3VSB	
GP13	11	GP13	Input	3VSB	
GP14	10	GP14	Input	3VSB	
GP15	9	GP15	Input	3VSB	
GP16	8	GP16	Input	3VSB	
GP17	7	GP17	Input	3VSB	

**GPIO2 Group**

Enable: Logic Device 9, CR30[2]

Data: Logic Device 9, E0~E3

Multi-function: WDTO, SMI, BEEP, GRN, OVT (Logic Device 9, CRE9[0~7])

Reset: Logic Device A, CRE9[2]

OD/PP: Logic Device F, CRE1

Name	Pin	Default function	Default type	GPIO power plane	Switch default function to GPIO
GP20	59	KDAT	Bi-direction	3VSB	CR2A[0]=1
GP21	58	KCLK	Bi-direction	3VSB	
GP22	57	MDAT	Bi-direction	3VSB	CR2A[1]=1
GP23	56	MCLK	Bi-direction	3VSB	
GP24	95	CIRRX	Input	3VSB	CR27[3]=0, CR1B[4]=0
GP25	96	GP25	Input	3VSB	
GP26	118	TSIC	Input	3VSB	CR2C[0]=0
GP27	98	GP27	Input	3VSB	

**GPIO3 Group**

Enable: Logic Device 9, CR30[3]

Data: Logic Device 9, E4~E7

Multi-function: SMI, BEEP, GRN, WDTO (Logic Device 9, CREA[0~7])

Reset: Logic Device A, CRE9[3]

OD/PP: Logic Device F, CRE2

Name	Pin	Default function		Default type		GPIO power plane	Switch default function to GPIO
GP30	83	RESETCONI#		Input		3VSB	CR1A[7:6]= 01
GP31	76	SDA		Output		3VSB	CR1B[0]=0, CR1A[5]=1
GP32	75	SCL		Input		3VSB	CR1B[0]=0, CR1A[4]=1
GP33	71	VSBSW_L		Output		3VSB	CR2C[6:5]=01
GP34	55	{ LPT_EN }		{ LPT_EN }		3VSB	Strapping by LPT_EN or CR2F[1]
		0	GP34	0	Input		
		1	STB#	1	Output		
GP35	54	{ LPT_EN }		{ LPT_EN }		3VSB	Strapping by LPT_EN or CR2F[1]
		0	GP35	0	Input		
		1	AFD#	1	Output		
GP36	53	{ LPT_EN }		{ LPT_EN }		3VSB	Strapping by LPT_EN or CR2F[1]
		0	GP36	0	Input		
		1	ERR#	1	Input		

**GPIO4 Group**

Enable: Logic Device 9, CR30[4]

Data: Logic Device 9, F0~F2, E8

Multi-function: WDTO, SMI, BEEP, YLW (Logic Device 9, CREE[0~7])

Reset: Logic Device A, CRE9[4]

OD/PP: Logic Device F, CRE3

Name	Pin	Default function		Default type		GPIO power plane	Switch default function to GPIO
GP40	62	GP40		Input		3VSB	
GP41	52	{ LPT_EN }		{ LPT_EN }		3VSB	CR1A[3:2]=10, LPT_EN=0
		0	MSCL	0	Input		
		1	INIT#	1	Output		
GP42	51	{ LPT_EN }		{ LPT_EN }		3VSB	CR1B[2:1]=11, LPT_EN=0
		0	MSDA	0	Input		
		1	SLIN#	1	Output		
GP43	41	{ LPT_EN }		{ LPT_EN }		3VSB	CR27[4]=1, LPT_EN=0
		0	DGL#	0	Output		
		1	ACK#	1	Input		
GP44	40	{ LPT_EN }		{ LPT_EN }		3VSB	CR1B[6]=0, LPT_EN=0
		0	GRN_LED	0	Output		
		1	BUSY	1	Input		
GP45	39	{ LPT_EN }		{ LPT_EN }		3VSB	CR1B[6]=0, LPT_EN=0
		0	YLW_LED	0	Output		
		1	PE	1	Input		
GP46	38	{ LPT_EN }		{ LPT_EN }		3VSB	CR27[5]=0, LPT_EN=0
		0	GP46	0	Input		
		1	SLCT	1	Input		

GP47	37	RESETCONO#	output(OD)	3VSB	CR1B[7]=1
------	----	------------	------------	------	-----------

**GPIO5 Group**

Enable: Logic Device 9, CR30[5]

Data: Logic Device 9, F4~F7

Multi-function: GRN, YLW, SLPS5\_Lch (Logic Device 8, CREB[0~7])

Reset: Logic Device A, CRE9[5]

OD/PP: Logic Device F, CRE4

Name	Pin	Default function	Default type	GPIO power plane	Switch default function to GPIO
GP50	93	{ DSW_EN }	{ DSW_EN }	3VSB	Strapping by DSW_EN or CR2F[3]
		0 GP50	0 Input		
		1 SUSWARN#	1 Input		
GP51	92	{ DSW_EN }	{ DSW_EN }	3VSB	
		0 GP51	0 Input		
		1 5VDUAL	1 Input		
GP52	91	{ DSW_EN }	{ DSW_EN }	3VSB	
		0 GP52	0 Input		
		1 SUSACK#	1 Output(OD)		
GP53	90	{ DSW_EN }	{ DSW_EN }	3VSB	Strapping by AMDPWR_EN or CR2F[5]
		0 GP53	0 Input		
		1 SUSWARN_5VDUAL	1 Output(OD)		
GP54	89	{ DSW_EN }	{ DSW_EN }	3VSB	
		0 GP54	0 Input		
		1 SLP_SUS#	1 Input		
GP55	88	{ DSW_EN }	{ DSW_EN }	3VSB	
		0 GP55	0 Input		
		1 SLP_SUS_FET	1 Output		
GP56	87	{ AMDPWR_EN }	{ AMDPWR_EN }	3VSB	Strapping by AMDPWR_EN or CR2F[5]
		0 GP56	0 Input		
		1 VCORE_EN	1 Output(OD)		
GP57	86	{ AMDPWR_EN }	{ AMDPWR_EN }	3VSB	
		0 GP57	0 Input		
		1 VLDT_EN	1 Output(OD)		

**GPIO6 Group**

Enable: Logic Device 9, CR30[6]

Data: Logic Device 7, F4~F7

Multi-function: MLED, BEEP, SMI, WDTO (Logic Device 8, CRF8[0~7])

Reset: Logic Device A, CRE5[3]

OD/PP: Logic Device F, CRE5

Name	Pin	Default function	Default type	GPIO power plane	Switch default function to GPIO
------	-----	------------------	--------------	------------------	---------------------------------

GP60	50	LPT_EN = 0 LED_A~LED_G, DGH#  LPT_EN = 1 PD0 ~ PD7	LPT_EN = 0 Output  LPT_EN = 1 Bi-direction	3VSB	CR27[4]=1, LPT_EN=0
GP61	49			3VSB	
GP62	48			3VSB	
GP63	47			3VSB	
GP64	45			3VSB	
GP65	44			3VSB	
GP66	43			3VSB	
GP67	42			3VSB	

**GPIO7 Group**

Enable: Logic Device 9, CR30[7]

Data: Logic Device 7, E0~E3

Multi-function: GRN, BEEP, SMI, WDTO (Logic Device 7, CREC[0~3])

Reset: Logic Device A, CRE5[4]

OD/PP: Logic Device F, CRE6

Name	Pin	Default function		Default type	GPIO power plane	Switch default function to GPIO
GP70	69	{ TEST_MODE_EN }		{ TEST_MODE_EN }	3VSB	Strapping by TEST_MODE_EN or CR2F[2]
		0	GP70	0		
		1	Reserved	1		
GP71	68	{ TEST_MODE_EN }		{ TEST_MODE_EN }	3VSB	Strapping by TEST_MODE_EN or CR2F[2]
		0	GP71	0		
		1	Reserved	1		
GP72	67	{ TEST_MODE_EN }		{ TEST_MODE_EN }	3VSB	Strapping by TEST_MODE_EN or CR2F[2]
		0	GP72	0		
		1	Reserved	1		
GP73	66	{ TEST_MODE_EN }		{ TEST_MODE_EN }	3VSB	Strapping by TEST_MODE_EN or CR2F[2]
		0	GP73	0		
		1	Reserved	1		
GP74	79	RSTOUT0#		Output	3VSB	CR2B[5]=1
GP75	78	RSTOUT1#		Output	3VSB	CR2B[6]=1
GP76	77	RSTOUT2#		Output	3VSB	CR2B[7]=1

**GPIO8 Group**

Enable: Logic Device 9, CR30[0]

Data: Logic Device 7, E4~E7

Multi-function: YLW, BEEP, SMI, WDTO (Logic Device 7, CRED[0~6])

Reset: Logic Device A, CRE5[5]

OD/PP: Logic Device F, CRE7

Name	Pin	Default function		Default type	GPIO power plane	Switch default function to GPIO
GP80	29	GP80		Input	3VSB	
GP81	30	GP81		Input	3VSB	
GP82	31	GP82		Input	3VSB	
GP83	32	GP83		Input	3VSB	

GP84	33	GP84	Input	3VSB	
GP85	34	{ UARTP80_EN }	{ UARTP80_EN }	3VSB	
		0 GP85	0 Input		
GP86	35	GP86	Input	3VSB	
GP87	36	GP87	Input	3VSB	

## 18.2 ACCESS CHANNELS

There are two different channels to set up/access the GPIO ports. The first one is the indirect access via register 2E/2F (4E/4F, it depends by HEFRAS trapping). The registers can be read / written only when the respective logical device ID and port number are selected.

The other is the direct access through GPIO register table that can be configured by {CR61, CR60} of logic device 8. The mapped 7 registers are defined in table 18-2. Base address plus 0 to 4 are GPIO registers, base address plus 5 and 6 are watchdog registers. Since the base address is set, the GPIO number can be selected by writing the group number to GSR [INDEX] (GPIO Select Register, #0~#7 for GPIO0 ~ GPIO7 respectively). Then the I/O register, the Data register and the Inversion register are mapped to addresses Base+0, Base+1 and Base+2 respectively. Only one GPIO can be accessed at one time.

Table 18-3 GPIO Register Addresses

ADDRESS	ABBR	BIT NUMBER											
		7	6	5	4	3	2	1	0				
Base + 0	GSR	Reserved				INDEX							
Base + 1	IOR	GPIO I/O Register											
Base + 2	DAT	GPIO Data Register											
Base + 3	INV	GPIO Inversion Register											
Base + 4	DST	GPIO Status Register											
Base + 5	Wdtmod	Watchdog Timer I (WDT1) and KBC P20 Control Mode Register											
Base + 6	Wdttim	Watchdog Timer I (WDT1) Control Register											

## 19. SMBUS MASTER INTERFACE

### 19.1 General Description

The SMBus interface module is two wire serial interface compatible to the SMBus physical layer. It is also compatible with Intel's SMBus and Philips' I<sup>2</sup>C bus.

The rest of this section introduces the various features of the SMBus master capability. These features are divided into the following sections:

- ◆ SMBus and I<sup>2</sup>C compliant
- ◆ AMD-TSI
- ◆ PCH
- ◆ SMBus master

### 19.2 Introduction to the SMBus Master

#### 19.2.1 Data Transfer Format

Every byte transferred on the bus consists of 8 bits. After the start condition, the master places the 7-bit address to the slave device it wants to address on the bus. The address followed an eight bit indicating the direction of the data transfer (R/W#); a zero indicates a transmission for data while a one indicates a request for data. Each byte is transferred with the most significant bit first, and after each byte, an acknowledge signal must follow. A data transfer is always terminated by stop condition generated by master.




Figure 19-1 Data Transfer Format

#### 19.2.2 Arbitration

Arbitration takes place on the SMBDAT data line while the SMBCLK line is high. Two devices may generate a start condition at the same time and enter the arbitration procedure. Arbitration continues until one master generates a HIGH level on the SMBDAT line while another competing master generates a LOW level on the SMBDAT line while SMBCLK is high. The master device which generated the HIGH level on SMBDAT loses arbitration. If a device loses arbitration during the first byte following a start condition i.e. while transmitting a slave address it becomes a slave receiver and monitors the address for a potential match. Arbitration may also be lost in the master receive mode during the acknowledge cycle.




Figure 19-2 SMBus Arbitration

### 19.2.3 Clock Synchronization

Clock synchronization is performed while the arbitration procedure described above is in effect. Clock Synchronization takes place between two competing devices by utilizing the wired-AND nature of the SMBCLK line. The SMBCLK line will go low as soon as the master with the shortest high time pulls SMBCLK low. SMBCLK will remain low until the device with the longest SMBCLK low time relinquishes the SMBCLK line. Therefore the SMBCLK high time is determined by device with the shortest high time while the SMBCLK low time is determined by the device with the longest low time.




Figure 19-3 Clock synchronization

### 19.3 SB-TSI

The combined-format repeated start sequence is not supported in standard-mode and fast-mode.

- ◆ Only 7-bit SMBus addresses are supported.
- ◆ SB-TSI implements the Send/Receive Byte and Read/Write Byte protocols.
- ◆ SB-TSI registers can only be written using a write byte command.
- ◆ Address Resolution Protocol (ARP) is not implemented.
- ◆ Packet Error Checking (PEC) is not supported.

#### 19.3.1 SB-TSI Address

The SMBus address is really 7 bits. The SB-TSI address is normally 98h or 4Ch. The address could vary with address select bits.

Table 19-1 SB-TSI Address Encoding

Address Select Bits	SB-TSI Address
000b	98h
001b	9Ah
010b	9Ch
011b	9Eh
100b	90h
101b	92h
110b	94h
111b	96h

### 19.4 PCH

The PCH provide system thermal data to EC. The EC can manage the fans and other cooling elements based on this data. A subset of the thermal collection is that the PCH can be programmed to alert the EC when a device has gone outside of its temperature limits.

#### 19.4.1 Command Summary

Table 19-2 PCH Command Summary

Trans-action	Slave Addr.	Data Byte 0 =Com mand	Data Byte 1 =Byte Count	Data Byte 2	Data Byte 3	Data Byte 4	Data Byte 5	Data Byte 6	Data Byte 7
Write STS Preferences	I2C	0x41	0x6	STS [47:40]	STS [39:32]	STS [31:24]	STS [23:16]	STS [15:8]	STS [7:0]
Write CPU Temp Limits	I2C	0x42	0x6	Lower Limit [15:8]	Lower Limit [7:0]	Upper Limit [15:8]	Upper Limit [15:8]		
Write MCH	I2C	0x43	0x2	Lower	Upper	na	na		

				Limit [7:0]	Limit [7:0]				
Write IBX Temp Limits	I2C	0x44	0x2	Lower Limit [7:0]	Upper Limit [7:0]	na	na		
Write DIMM Temp Limits	I2C	0x45	0x2	Lower Limit [7:0]	Upper Limit [7:0]	na	na		
Write MPC CPU Power Clamp	I2C	0x50	0x2	Lower Limit [7:0]	Power Clamp [7:0]				
Block Read	Block Read Address	0x40	Block Read Address	Byte Count	Data 0	Data N	PEC (optional)		

## 19.5 SMBus Master

### 19.5.1 Block Diagram




Figure 19-4 SMBus Master Block Diagram

### 19.5.2 Programming Flow




Figure 19-5 Programming Flow

### 19.5.3 TSI Routine




Figure 19-6 TSI Routine

### 19.5.4 PCH Routine




Figure 19-7 PCH Routine

### 19.5.5 BYTE Routine




Figure 19-8 PCH Routine

### 19.5.6 Manual Mode interface

The SMBus host supports Block/Word/Byte Write and Block/Word/Byte read with PEC. The SMBus host can use the interface to access the smbus slave. The timing diagrams below illustrate how to use the smbus interface to write the data or read the data to the smbus slave.




Figure 19-9 Manual Mode Programming Flow

## 19.6 Register Type Abbreviations

The following abbreviations are used to indicate the Register Type:

- ◆ R/W = Read/Write.
- ◆ R = Read from register.
- ◆ W = Write.
- ◆ RO = Read-only.

To program the SMBus master configuration registers, the following configuration procedures must be followed in sequence:

- (1). Enter the Extended Function Mode.
- (2). Configure the configuration registers.

### 19.6.1 Enter the Extended Function Mode

To place the chip into the Extended Function Mode, two successive writes of 0x26 must be applied to Extended Function Enable Registers (EFERs, i.e. 2Eh or 4Eh).

### 19.6.2 Configure the Configuration Registers

The chip selects the Logical Device and activates the desired Logical Devices through Extended Function Index Register (EFIR) and Extended Function Data Register (EFDR). The EFIR is located at the same address as the EFER, and the EFDR is located at address (EFIR+1).

First, write the Logical Device Number (i.e. 0x07) to the EFIR and then write the number of the desired Logical Device to the EFDR. If accessing the Chip (Global) Control Registers, this step is not required.

Secondly, write the address of the desired configuration register within the Logical Device to the EFIR and then write (or read) the desired configuration register through the EFDR.

## 19.7 SMBus Master Register Set

### 19.7.1 SMBus Register Map

SMBus Master base address in register Logic Device B CR62h(MSB), CR63h(LSB).

Table 19-3 SMBus Master Bank 0 Registers

Offset	Type	Name	Section
0	R/W	<b>SMBus Data</b>	19.7.2
1	R/W	<b>SMBus Write Data Size</b>	19.7.3
2	R/W	<b>SMBus Command</b>	19.7.4
3	R/W	<b>SMBus Index</b>	19.7.5
4	R/W	<b>SMBus Control</b>	19.7.6
5	R/W	<b>SMBus Address</b>	19.7.7
6	R/W	<b>SMBCLK Frequency</b>	19.7.8
7	RO	<b>Reserved</b>	--
8	R/W	<b>PCH Address</b>	19.7.9
9	R/W	<b>Error status</b>	19.7.10
A	R/W	<b>Reserved</b>	--
B	R/W	<b>PCH Command</b>	19.7.11
D	R/W	<b>TSI Agent Enable</b>	19.7.12
E	R/W	<b>SMBus Control 3 Register</b>	19.7.13
F	R/W	<b>SMBus Control 3 Register</b>	19.7.14
10	R/W	<b>BYTE_ADDR</b>	19.7.15
11	R/W	<b>BYTE Index High Byte</b>	19.7.16
12	R/W	<b>BYTE Index Low Byte</b>	19.7.17
13	R/W	<b>Reserved</b>	
14	R/W	<b>Reserved</b>	

### 19.7.2 SMBus Data (SMDATA) – Bank 0

This 32 bits register is the data in and out register of SMBus data register. Before writing to SMDATA register, this register contains the input data, after writing to SMDATA register, this register contains the output data.

**Offset:** 0h

**Type:** R/W

Byte	3	2	1	0
Name	<b>SMFIFO3</b>	<b>SMFIFO2</b>	<b>SMFIFO1</b>	<b>SMFIFO0</b>
Default	00h	00h	00h	00h

Byte	Description
3	<b>SMFIFO3 (SMBus FIFO 3)</b> . This byte represents the high byte of the 32 bits SMBus data.
2	<b>SMFIFO2 (SMBus FIFO 2)</b> . This byte represents the second byte of the 32 bits SMBus data.
1	<b>SMFIFO1 (SMBus FIFO 1)</b> . This byte represents the first byte of the 32 bits SMBus data.
0	<b>SMFIFO0 (SMBus FIFO 0)</b> . This byte represents the low byte of the 32 bits SMBus data.

### 19.7.3 SMBus Write Data Size (SMWRSIZE) – Bank 0

**Offset:** 1h

**Type:** R/W

Bit	7	6	5	4	3	2	1	0
Name	<b>Reserved</b>			<b>SMWRSIZE</b>				
Default	0	0	0	0	0	0	0	0

Bit	Description
7-5	<b>Reserved.</b>
4-0	<b>SMWRSIZE (SMBus Write Byte Counter).</b> This field sets the write byte counter, the max counter size is 32 bytes, and the minimal size is 1 bytes.

### 19.7.4 SMBus Command (SMCMD) – Bank 0

**Offset:** 2h

**Type:** R/W

Bit	7	6	5	4	3	2	1	0
NAME	<b>REV</b>				<b>SMBus CMD</b>			
Default	0	0	0	0	0	0	0	0

Bit	Description
7-4	<b>Reserved.</b>

3-0	<b>SMBCMD (SMBus Command).</b> This field sets SMBus Command: 0000 : Read Byte (Default) 0001 : Read Word 0010 : Read Block 0011 : Block Write and Read Process Call 0100 : Process Call 1000 : Write Byte 1001 : Write Word 1010 : Write Block
-----	--

#### 19.7.5 SMBus INDEX (SMIDX) – Bank 0

Offset: 3h

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	<b>SMCMD</b>							
Default	0	0	0	0	0	0	0	0

Bit	Description							
7-0	<b>SMIDX (SMBus INDEX).</b> This field represents the index data of the SMBus.							

#### 19.7.6 SMBus Control (SMCTL) – Bank 0

Offset: 4h

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	<b>MMODE_S</b>	<b>S_RST</b>	<b>CRC8_EN</b>	<b>REFLASH_CLK</b>			<b>BYTE_EN</b>	<b>PCH_EN</b>
Default	0	0	0	0	0	0	0	0

Bit	Description							
7	<b>MMODE_S (Manual Mode Set).</b> 0 : Disable. 1 : Enable.							
6	<b>S_RST (Soft Reset SMBus).</b> 0 : Disable. 1 : Enable.							
5	<b>CRC8_EN (CRC8 Enable).</b> 0 : CRC8 function is disable. 1 : CRC8 function is enable.							

4-2	<b>REFRASH_CLK (Refresh Clock Select).</b> 000, 100 – 128ms 001, 101 – 256ms 010, 110 – 512ms 011, 111 – 64ms (1KHz)
1	<b>BYTE_EN (BYTE Enable).</b> 0 : BYTE function is disable. 1 : BYTE function is enable.
0	<b>PCH_EN (PCH Enable).</b> 0 : PCH function is disable. 1 : PCH function is enable.

**19.7.7 SMBus Address (SMADDR) – Bank 0**

Offset: 5h

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	<b>SMADDR</b>							
Default	0	0	0	0	0	0	0	0

Bit	Description
7-1	<b>SMADDR (SMBus Address).</b> AMD-TSI only supports 7-bit SMBus address.
0	<b>Reserved:</b> 0 : Write. If the protocol is write, the WR_SIZE can't be zero. (Default)

**19.7.8 SCL FREQ (SCLFREQ) – Bank 0**

Offset: 6h

Type: R/W

Bit	7	6	5	4	3	2	1	0
	<b>Reserved:</b>							
Default	0	0	0	0	0	1	1	1

Bit	Description
7-4	Reserved

3-0	<b>SCLFQ (SMBCLK Frequency).</b> This field defines the SMBCLK period (low time and high time). The clock low time and high time are defined as follows: 0000 : 365KHz 0001 : 261KHz 0010 : 200KHz 0011 : 162KHz 0100 : 136KHz 0101 : 117KHz 0110 : 103KHz 0111 : 92KHz (Default) 1000 : 83KHz 1001 : 76KHz 1010 : 71KHz 1011 : 65KHz 1100 : 61KHz 1101 : 57KHz 1110 : 53KHz 1111 : 47KHz
-----	---

#### 19.7.9 PCH Address (PCHADDR) – Bank 0

Offset: 8h

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	<b>PCHADDR</b>							
Default	1	0	0	1	0	1	0	0

Bit	Description
7-1	<b>PCHADDR (PCH Address).</b> PCH supports 8-bit SMBus address. The default address is 94h. The last bit is read or write bit. It needs to set to "0".

#### 19.7.10 SMBus Error Status (Error\_status) – Bank 0

Offset: 9h

Type: RO/W1C

Bit	7	6	5	4	3	2	1	0
Name	<b>REV</b>		<b>ADNACK</b>	<b>Timeout</b>	<b>Reserved</b>	<b>BER</b>	<b>NACK</b>	<b>Reserve</b>
Default	1	0	0	1	0	1	0	0

Bit	Description
7-6	<b>Reserved.</b>
5	<b>ADDR Non ACK.</b> This bit reflects SMBus occurred ADDRESS NON ACK in Manual mode..
4	<b>Timeout.</b> This bit reflects when SMBus occurs timeout.

3	<b>Reserved.</b>
2	<b>BER (Bus Error).</b> This bit reflects when a start or stop condition is detected during data transfer, or when an arbitration problem is detected.
1	<b>NACK (Negative acknowledge).</b> This bit is set by hardware when a transmission is not acknowledged on the ninth clock. While NACK is set SCL will be drive low and subsequent bus transactions are stalled until NACK is cleared.
0	<b>Reserved.</b>

### 19.7.11PCH Command (PCHCMD) – Bank 0

Offset: Bh

Type: R/W

Bit	7	6	5	4	3	2	1	0
<b>PCHCMD</b>								
Default	0	1	0	0	0	0	0	0

Bit	Description
7-0	<b>PCHCMD (PCH Command).</b> This field represents the command data of the PCH. The default command is block read (40h).

### 19.7.12TSI Agent Enable Register (TSI\_AGENT) – Bank

Offset: Dh

Type: RO

Bit	7	6	5	4	3	2	1	0
Name	AG7	AG6	AG5	AG4	AG3	AG2	AG1	AG0
Default	0	0	0	0	0	0	0	0

Bit	Description
7	<b>TSI AGENT7 Enable.</b> : This bit reflects AMD-TSI Agent enable. 0: Diable 1: Enable
6	<b>TSI AGENT6 Enable.</b> : This bit reflects AMD-TSI Agent enable. 0: Diable 1: Enable
5	<b>TSI AGENT5 Enable.</b> : This bit reflects AMD-TSI Agent enable. 0: Diable 1: Enable
4	<b>TSI AGENT4 Enable.</b> : This bit reflects AMD-TSI Agent enable. 0: Diable 1: Enable

3	<b>TSI AGENT3 Enable.</b> : This bit reflects AMD-TSI Agent enable. 0: Disable 1: Enable
2	<b>TSI AGENT2 Enable.</b> : This bit reflects AMD-TSI Agent enable. 0: Disable 1: Enable
1	<b>TSI AGENT1 Enable.</b> : This bit reflects AMD-TSI Agent enable. 0: Disable 1: Enable
0	<b>TSI AGENT0 Enable.</b> : This bit reflects AMD-TSI Agent enable. 0: Disable 1: Enable

**19.7.13 SMBus Control 3 Register (SMCTL3) – Bank 0**

Offset: Eh

Type: RO

Bit	7	6	5	4	3	2	1	0
Name	<b>Reserved</b>				<b>CRC_CHK</b>	<b>M_MODE</b>	<b>F_FULL</b>	<b>F_EMPT</b>
Default	0	0	0	0	0	0	0	0

Bit	Description
7-4	<b>Reserved</b>
3	<b>CRC_CHK (CRC Check).</b> 0 : incorrect 1 : correct
2	<b>M_MODE (Manual Mode).</b> 0 : Non-active 1 : Active
1	<b>F_FULL (fifo_full).</b> : This bit reflects SMBus data fifo is full. 0 : Non-full 1 : Full
0	<b>F_EMPT (fifo empty).</b> : This bit reflects the SMBus data fifo is empty. 0 : Non-empty 1 : Empty

**19.7.14 SMBus Control 2 Register (SMCTL2) – Bank 0**

Offset: Fh

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	<b>Reserved</b>		<b>INT_LCH_E</b>	<b>Reserved</b>		<b>BYTE_SEL</b>	<b>BANKSEL</b>	
Default	0	0	0	0	0	0	0	0

Bit	Description
7-6	<b>Reserved.</b>
5	<b>INT_LCH_E (Interrupt Latch Enable).</b> : This bit will latch the I2CSTA register. 0 : Disable. 1 : Enable.
2	<b>BYTE_SEL</b> :This field represents byte polling 8-bit/16bit select bits. 0: BYTE_TEMP is 16 bit data 1: BYTE_TEMP is 8 bit data
1-0	<b>BANKSEL (Bank Select).</b> 00 – Bank 0. 01 – Bank 1. 10 – Bank 2.

**19.7.15BYTE ADDRESS (BYTE ADDR) – Bank 0**

Offset: 10h

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	<b>BYTE_ADDRESS</b>							
Default	0	1	0	0	0	0	0	0

Bit	Description
7-0	<b>BYTE ADDRESS (BYTE ADDR).</b> This field represents the address data of the BYTE.

**19.7.16BYTE INDEX\_H (BYTE\_IDX\_H) – Bank 0**

Offset: 11h

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	<b>BYTE_IDX_H</b>							
Default	0	0	0	0	0	0	0	1

Bit	Description
7-0	<b>BYTE_IDX_H (High BYTE INDEX).</b> This field represents the high byte index of the Byte polling. The default command is byte read (01h).

**19.7.17BYTE INDEX\_L (BYTE\_IDX\_L) – Bank 0**

Offset: 12h

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	<b>BYTE_IDX_L</b>							
Default	0	0	0	1	0	0	0	0

Bit	Description
7-0	<b>BYTE_IDX_L (LOW BYTE INDEX).</b> This field represents the low byte index of the Byte polling. The default command is byte read (10h).

The EC may read thermal information from IBX using the SMBus block read command. The IBX doesn't support byte-read or word-read SMBus commands. The read use a different address than the writes. The address must be different so that the IBX knows which target is intended, either the I2C target or the block read buffer.

The IBX and EC are set up by BIOS with the length of the read that is supported by the platform. The EC must always do reads of the lengths set up by BIOS. There is no way to change the length of the read after BIOS has set things up.

An EC that only wants the single highest temperature among MCH, and CPU could read one byte. A 2 byte read would provide both IBX and CPU/MCH package temperature. An EC that wanted each components temperature would do a 4 byte read. An EC that also wanted DIMM information would read 9 bytes. If an EC wanted to read the HOST STS status, it must read 19 bytes. An EC can also read the energy data provided by the CPU by reading 12 bytes.

## 20. PORT80 TO UART

The NCT6779D provides UART interface to transfer PORT80 information to other peripheral devices. Default baud rate is 115200Hz for universal UART protocol and it could be change by LD14 CRE2 and LD14 CRE3. When BIOS program PORT80 LED, in proportion to UART baud rate, it changes very frequently. Thus, some information might be lose. But we make sure the last one would be send.




Figure 20-1 PORT80 to UART Block Diagram

After enter OS, we support other root to control PORT80 LED by write LDF CRF2 and LDF CRF1 to change other path. The UART could be control by other root, too. It is set by LD14 CRE4.

## 21. CONFIGURATION REGISTER

### 21.1 Chip (Global) Control Register

#### Default Value of Global Control Register:

Register	Default	Register	Default	Register	Default
CR 07h	00h	CR 20h	C5h (ID_H)	CR 2Bh	00h
CR 10h	FFh	CR 21h	62h (ID_L)	CR 2Ch	01h
CR 11h	FFh	CR 22h	FFh	CR 2Fh	0ss0ssssb
CR 13h	00h	CR 24h	04h		
CR 14h	00h	CR 25h	00h		
CR 1Ah	30h	CR 26h	0s000000b		
CR 1Bh	70h	CR 27h	00h		
CR 1Ch	10h	CR 28h	00h		
CR 1Dh	00h	CR 2Ah	C0h		

Note. The value of "s" means hardware strapping result: strapping high will report 1; strapping low will report 0.

In addition, BIOS can write the value of strapping result after hardware strapping.

Note. The CR21h is low-byte of the Chip-ID; the "X" means IC version. EX. 61=A version, 62=B version, 63=C version.

#### Reserved Registers of Global Control Register:

Register	Default	Register	Default
CR 02h	00h	CR 1Eh	FFh
CR 12h	FFh	CR 1Fh	FFh
CR 15h	FFh	CR 23h	00h
CR 16h	FFh	CR 29h	FFh
CR 17h	FFh	CR 2Dh	FFh
CR 18h	FFh	CR 2Eh	00h
CR 19h	FFh		

Note. All reserved registers must keep default value.

Note. Before accessing CR10, CR11, CR13 and CR14, CR26 [Bit4] must be set to logic 1.

#### CR 07h. Logical Device Selection

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	Logical Device Number.

#### CR 10h. Device IRQ TYPE Selection

Attribute: Read/Write  
 Power Well: VCC  
 Reset by: LRESET#  
 Default : FFh

BIT	READ / WRITE	DESCRIPTION
7	Reserved.	
6	R / W	PRT IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.
5	R / W	UARTA IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.
4	R / W	UARTB IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.
3	R / W	KBC IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.
2	R / W	MOUSE IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.
1	R / W	CIR IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.
0	R / W	CIRWAKUP IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.

**Note1:** Before accessing CR10, CR11, CR13 and CR14, CR26 [Bit4] must be set to logic 1.

#### CR 11h. Device IRQ TYPE Selection

Attribute: Read/Write  
 Power Well: VCC  
 Reset by: LRESET#  
 Default : FFh

BIT	READ / WRITE	DESCRIPTION
7	R / W	HM IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.
6	R / W	WDTO IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.
5-2	Reserved.	

BIT	READ / WRITE	DESCRIPTION
1	R / W	SMI IRQ TYPE SELECT (note1.) 0: Edge. 1: Level.
0	Reserved.	

**Note1:** Before accessing CR10, CR11, CR13 and CR14, CR26 [Bit4] must be set to logic 1.

#### CR 13h. Device IRQ Polarity Selection

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	IRQ Channel<15:8> Polarity (note1.) 0: High. 1: Low.

**Note1:** Before accessing CR10, CR11, CR13 and CR14, CR26 [Bit4] must be set to logic 1.

#### CR 14h. Device IRQ Polarity Selection

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	IRQ Channel<7:0> Polarity (note1.) 0: High. 1: Low.

**Note1:** Before accessing CR10, CR11, CR13 and CR14, CR26 [Bit4] must be set to logic 1.

#### CR 1Ah. Multi Function Selection

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 30h

BIT	READ / WRITE	DESCRIPTION

BIT	READ / WRITE	DESCRIPTION		
7-6	R / W	<b>Pin83 function selection</b>		
		CR1A [Bit7-6]	Pin83	
		00	RESETCONI#	
		01	GP30	
		10	OVT#	
5	R / W	<b>Pin76 function selection</b>		
		CR1B [Bit0]	CR1A [Bit5]	Pin76
		1	x	MSDA
		0	0	SDA
4	R / W	<b>Pin75 function selection</b>		
		CR1B [Bit0]	CR1A [Bit4]	Pin75
		1	x	MSCL
		0	0	SCL
3-2	R / W	<b>Pin52 function selection</b>		
		LPT_EN	CR1A [Bit3-2]	Pin52
		1	xx	INIT#
		0	00	MSCL
		0	01	SCL
		0	10	GP41
		0	11	MSCL
1	Reserved.			
0	R / W	<b>Pin27(GA20M) and Pin28(KBRST#) output type selection</b>		
		0: push pull 1: OD		

#### CR 1Bh. Multi Function Selection

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 70h

BIT	READ / WRITE	DESCRIPTION		
7	R / W	<b>Pin37 function selection</b>		
		CR1B [Bit7]	Pin37	
		0	RESETCONO#	
		1	GP47	

BIT	READ / WRITE	DESCRIPTION		
6	R / W	<b>Pin39 function selection</b>		
		LPT_EN	CR1B [Bit6]	Pin39
		1	x	PE
		0	0	GP45
		0	1	YLW_LED
		<b>Pin40 function selection</b>		
		LPT_EN	CR1B [Bit6]	Pin40
		1	x	BUSY
		0	0	GP44
		0	1	GRN_LED
5	Reserved.			
4	R / W	<b>Pin95 function selection</b>		
		CR1B [Bit4]	CR27 [Bit3]	Pin95
		1	x	CIRRX
		0	0	GP24
		0	1	IRRX1
3	R / W	<b>Pin62 function selection</b>		
		CR1B [Bit3]	Pin62	
		0	SLPS5_Lch	
2-1	R / W	<b>Pin51 function selection</b>		
		LPT_EN	CR1B [Bit2-1]	Pin51
		1	x	SLIN#
		0	00	MSDA
		0	01	SDA
		0	10	BEEP
		0	11	GP42
0	R / W	<b>Pin75 function selection</b>		
		CR1B [Bit0]	CR1A [Bit4]	Pin75
		1	x	MSCL
		0	0	SCL
		0	1	GP32
		<b>Pin76 function selection</b>		
		CR1B [Bit0]	CR1A [Bit5]	Pin76
		1	x	MSDA
		0	0	SDA
		0	1	GP31

**CR 1Ch. Multi Function Selection**

Attribute: Read/Write

Power Well: VSB

Reset by: PWROK

Default : 10h

BIT	READ / WRITE	DESCRIPTION	
7	R / W	<b>Pin5 function selection</b>	
		CR1C [Bit7]	Pin5
		0	AUXFANIN2
		1	GP06
6	R / W	<b>Pin4 function selection</b>	
		CR1C [Bit6]	Pin4
		0	AUXFANIN1
		1	GP05
5	R / W	<b>Pin3 function selection</b>	
		CR1C [Bit5]	Pin3
		0	AUXFANIN0
		1	GP04
4-3	R / W	<b>Pin2 function selection</b>	
		CR1C [Bit4-3]	Pin2
		00	GP03
		01	SMI#
		10	OVT#
		11	Tri-state
2	R / W	<b>Pin123 function selection</b>	
		CR1C [Bit2]	Pin123
		0	AUXFANOUT2
		1	GP02
1	R / W	<b>Pin122 function selection</b>	
		CR1C [Bit1]	Pin122
		0	AUXFANOUT1
		1	GP01
0	R / W	<b>Pin121 function selection</b>	
		CR1C [Bit0]	Pin121
		0	AUXFANOUT0
		1	GP00

**CR 1Dh. Multi Function Selection**

Attribute: Read/Write

Power Well: VSB

Reset by: PWROK(Bit7-5, 0), RSMRST#(Bit4-3), RSMRST#&BCLKIN(Bit2-1)

Default : 00h

BIT	READ / WRITE	DESCRIPTION			
7-4	Reserved.				
3-1	R / W	<b>Pin89 function selection</b>			
		DSW_EN	CR1D [Bit3]	CR1D [Bit2-1]	Pin89
		1	x	xx	SLP_SUS#
		0	0	xx	GP54
		0	1	00	Tri-state
		0	1	01	3VSBSW#
		0	1	10	PWROK
		0	1	11	Tri-state
0	R / W	<b>Pin6 function selection</b>			
		CR1D [Bit0]	Pin6		
		0	GP07		
		1	CIRTX0		

#### CR 20h. Chip ID ( High Byte )

Attribute: Read Only

Power Well: VCC

Reset by: None

Default : C5h

BIT	READ / WRITE	DESCRIPTION	
7-0	Read Only	Chip ID number = C5h (high byte).	

#### CR 21h. Chip ID ( Low Byte )

Attribute: Read Only

Power Well: VCC

Reset by: None

Default : 61h

BIT	READ / WRITE	DESCRIPTION	
7-0	Read Only	Chip ID number = 62h (low byte)	

#### CR 22h. Device Power Down

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-6	Reserved.	
5	R / W	UARTB Power Down. 0: Powered down. 1: Not powered down.
4	R / W	UARTA Power Down. 0: Powered down. 1: Not powered down.
3	R / W	PRT Power Down. 0: Powered down. 1: Not powered down.
2-0	Reserved.	

**CR 24h. Global Option**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 04h

BIT	READ / WRITE	DESCRIPTION						
7	R / W	Select output type of AUXFANOUT2 =0 AUXFANOUT2 is Open-drain. =1 AUXFANOUT2 is Push-pull.						
6	R / W	Select output type of AUXFANOUT1 =0 AUXFANOUT1 is Open-drain. =1 AUXFANOUT1 is Push-pull.						
5	R / W	Select output type of AUXFANOUT0 =0 AUXFANOUT0 is Open-drain. =1 AUXFANOUT0 is Push-pull.						
4	R / W	Select output type of SYSFANOUT =0 SYSFANOUT is Open-drain. =1 SYSFANOUT is Push-pull.						
3	R / W	Select output type of CPUFANOUT =0 CPUFANOUT is Open-drain. =1 CPUFANOUT is Push-pull.						
2	R / W	<b>Pin128 function selection</b> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>CR24 [Bit2]</td> <td>Pin128</td> </tr> <tr> <td>0</td> <td>OVT#</td> </tr> <tr> <td>1</td> <td>SMI#</td> </tr> </table>	CR24 [Bit2]	Pin128	0	OVT#	1	SMI#
CR24 [Bit2]	Pin128							
0	OVT#							
1	SMI#							
1	Reserved.							
0	R / W	PNPCVS => = 0 The compatible PNP address-select registers have default values. = 1 The compatible PNP address-select registers have no default values.						

**CR 25h. Interface Tri-state Enable**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3	R / W	UARTBTRI
2	R / W	UARTATRI
1	R / W	PRTTRI
0	Reserved.	

**CR 26h. Global Option** s: value by strapping

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 0s000000b

BIT	READ / WRITE	DESCRIPTION
7	Reserved.	
6	R / W	HEFRAS => = 0 Write 87h to location 2E twice. = 1 Write 87h to location 4E twice. The corresponding power-on strapping pin is RTSA# (Pin 31).
5	R / W	LOCKREG => = 0 Enable R/W configuration registers. = 1 Disable R/W configuration registers.
4-3	Reserved.	
2	R / W	DSPRLGRQ => = 0 Enable PRT legacy mode for IRQ and DRQ selection. Then DCR register (base address + 2) bit 4 is effective when selecting IRQ. = 1 Disable PRT legacy mode for IRQ and DRQ selection. Then DCR register (base address + 2) bit 4 is not effective when selecting IRQ.
1	R / W	DSUALGRQ => = 0 Enable UART A legacy mode for IRQ selection. Then HCR register (base address + 4) bit 3 is effective when selecting IRQ. = 1 Disable UART A legacy mode for IRQ selection. Then HCR register (base address + 4) bit 3 is not effective when selecting IRQ.
0	R / W	DSUBLGRQ => = 0 Enable IR legacy mode for IRQ selection. Then HCR register (base address + 4) bit 3 is effective when selecting IRQ. = 1 Disable IR legacy mode for IRQ selection. Then HCR register (base address + 4) bit 3 is not effective when selecting IRQ.

**CR 27h. Global Option**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION		
7-6	Reserved.			
5	R / W	<b>Pin38 function selection</b>		
		LPT_EN	CR27 [Bit5]	Pin38
		1	x	SLCT
		0	0	GP46
		0	1	CIRRXWB
4	R / W	<b>Pin41 function selection</b>		
		LPT_EN	CR27 [Bit4]	Pin41
		1	x	ACK#
		0	0	DGL#
		0	1	GP43
		<b>Pin42 function selection</b>		
		LPT_EN	CR27 [Bit4]	Pin42
		1	x	PD7
		0	0	DGH#
		0	1	GP67
		<b>Pin43 function selection</b>		
		LPT_EN	CR27 [Bit4]	Pin43
		1	x	PD6
		0	0	LED_G
		0	1	GP66
		<b>Pin44 function selection</b>		
		LPT_EN	CR27 [Bit4]	Pin44
		1	x	PD5
		0	0	LED_F
		0	1	GP65
		<b>Pin45 function selection</b>		
		LPT_EN	CR27 [Bit4]	Pin45
		1	x	PD4
		0	0	LED_E
		0	1	GP64

BIT	READ / WRITE	DESCRIPTION		
4	R / W	<b>Pin47 function selection</b>		
		LPT_EN	CR27 [Bit4]	Pin47
		1	x	PD3
		0	0	LED_D
		0	1	GP63
		<b>Pin48 function selection</b>		
		LPT_EN	CR27 [Bit4]	Pin48
		1	x	PD2
		0	0	LED_C
		0	1	GP62
		<b>Pin49 function selection</b>		
		LPT_EN	CR27 [Bit4]	Pin49
		1	x	PD1
		0	0	LED_B
		0	1	GP61
		<b>Pin50 function selection</b>		
		LPT_EN	CR27 [Bit4]	Pin50
		1	x	PD0
		0	0	LED_A
		0	1	GP60
3	R / W	<b>Pin95 function selection</b>		
		CR1B [Bit4]	CR27 [Bit3]	Pin95
		1	x	CIRRX
		0	0	GP24
		0	1	IRRX1
		<b>Pin96 function selection</b>		
		CR2A [Bit3]	CR27 [Bit3]	Pin96
		1	x	CIRTX1
		0	0	GP25
		0	1	IRTX1

BIT	READ / WRITE	DESCRIPTION		
2	R / W	<b>Pin11 function selection</b>	CR27 [Bit2]	CR2A [Bit6]
			1	x
			0	0
			0	1
		<b>Pin12 function selection</b>	CR27 [Bit2]	CR2A [Bit6]
			1	x
			0	0
			0	1
1	R / W	LV_DETECT_L 0: AMD power sequence detect level and time delay 1: AMD power sequence non detect level but time delay		
0		Reserved.		

**CR 28h. Global Option**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION	
7-3		Reserved.	
2-0	R / W	PRTMODS2 ~ 0 => <b>Bits</b> <b>2 1 0</b> = 0 x x Parallel Port Mode. = 1 x x Reserved.	

**CR 2Ah. Multi Function Selection**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#, GP2X\_MRST(Bit0)

Default : C0h

BIT	READ / WRITE	DESCRIPTION	
7	R / W	<b>Pin29 function selection</b>	
		CR2A [Bit7]	Pin29
		0	CTSA#
		1	GP80

BIT	READ / WRITE	DESCRIPTION																																																
7	R / W	<p><b>Pin30</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit7]</td><td>Pin30</td></tr> <tr><td>0</td><td>DSRA#</td></tr> <tr><td>1</td><td>GP81</td></tr> </table> <p><b>Pin31</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit7]</td><td>Pin31</td></tr> <tr><td>0</td><td>RTSA#</td></tr> <tr><td>1</td><td>GP82</td></tr> </table> <p><b>Pin32</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit7]</td><td>Pin32</td></tr> <tr><td>0</td><td>DTRA#</td></tr> <tr><td>1</td><td>GP83</td></tr> </table> <p><b>Pin33</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit7]</td><td>Pin33</td></tr> <tr><td>0</td><td>SINA</td></tr> <tr><td>1</td><td>GP84</td></tr> </table> <p><b>Pin34</b> function selection</p> <table border="1"> <tr><td>UARTP80_EN</td><td>CR2A [Bit7]</td><td>Pin34</td></tr> <tr><td>1</td><td>x</td><td>SOUTA_P80</td></tr> <tr><td>0</td><td>0</td><td>SOUTA</td></tr> <tr><td>0</td><td>1</td><td>GP85</td></tr> </table> <p><b>Pin35</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit7]</td><td>Pin35</td></tr> <tr><td>0</td><td>DCDA#</td></tr> <tr><td>1</td><td>GP86</td></tr> </table> <p><b>Pin36</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit7]</td><td>Pin36</td></tr> <tr><td>0</td><td>RIA#</td></tr> <tr><td>1</td><td>GP87</td></tr> </table>	CR2A [Bit7]	Pin30	0	DSRA#	1	GP81	CR2A [Bit7]	Pin31	0	RTSA#	1	GP82	CR2A [Bit7]	Pin32	0	DTRA#	1	GP83	CR2A [Bit7]	Pin33	0	SINA	1	GP84	UARTP80_EN	CR2A [Bit7]	Pin34	1	x	SOUTA_P80	0	0	SOUTA	0	1	GP85	CR2A [Bit7]	Pin35	0	DCDA#	1	GP86	CR2A [Bit7]	Pin36	0	RIA#	1	GP87
CR2A [Bit7]	Pin30																																																	
0	DSRA#																																																	
1	GP81																																																	
CR2A [Bit7]	Pin31																																																	
0	RTSA#																																																	
1	GP82																																																	
CR2A [Bit7]	Pin32																																																	
0	DTRA#																																																	
1	GP83																																																	
CR2A [Bit7]	Pin33																																																	
0	SINA																																																	
1	GP84																																																	
UARTP80_EN	CR2A [Bit7]	Pin34																																																
1	x	SOUTA_P80																																																
0	0	SOUTA																																																
0	1	GP85																																																
CR2A [Bit7]	Pin35																																																	
0	DCDA#																																																	
1	GP86																																																	
CR2A [Bit7]	Pin36																																																	
0	RIA#																																																	
1	GP87																																																	
6	R / W	<p><b>Pin7</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit6]</td><td>Pin7</td></tr> <tr><td>0</td><td>CTSB#</td></tr> <tr><td>1</td><td>GP17</td></tr> </table>	CR2A [Bit6]	Pin7	0	CTSB#	1	GP17																																										
CR2A [Bit6]	Pin7																																																	
0	CTSB#																																																	
1	GP17																																																	

BIT	READ / WRITE	DESCRIPTION		
6	R/W	<b>Pin8 function selection</b>		
		CR2A [Bit6]	Pin8	
		0	DSRB#	
		1	GP16	
		<b>Pin9 function selection</b>		
		CR2A [Bit6]	Pin9	
		0	RTSB#	
		1	GP15	
		<b>Pin10 function selection</b>		
		CR2A [Bit6]	Pin10	
		0	DTRB#	
		1	GP14	
		<b>Pin11 function selection</b>		
		CR27 [Bit2]	CR2A [Bit6]	Pin11
		1	x	IRRX0
		0	0	SINB
		0	1	GP13
		<b>Pin12 function selection</b>		
		CR27 [Bit2]	CR2A [Bit6]	Pin12
		1	x	IRTX0
		0	0	SOUTB
		0	1	GP12
		<b>Pin13 function selection</b>		
		CR2A [Bit6]	Pin13	
		0	DCDB#	
		1	GP11	
		<b>Pin14 function selection</b>		
		CR2A [Bit6]	Pin14	
		0	RIB#	
		1	GP10	
5-4	Reserved.			
3	R/W	<b>Pin96 function selection</b>		
		CR2A [Bit3]	CR27 [Bit3]	Pin96
		1	x	CIRTX1
		0	0	GP25
		0	1	IRTX1

BIT	READ / WRITE	DESCRIPTION												
2	R/W	<p>Enable Over Temperature shutdown Protection (OVT#)</p> <p>= 0 The thermal shutdown function is disabled. (Default)</p> <p>= 1 Enable thermal shutdown function.</p> <p>(If set this bit to 1, the relative registers of OVT# event are:</p> <ul style="list-style-type: none"> <li>Bank0, CR18 ,Bit6 → SMIOVT1 OVT# (Default SYSTIN)</li> <li>Bank0, CR4C ,Bit4 → SMIOVT3 OVT# (Default AUXTIN)</li> <li>Bank0, CR4C ,Bit3 → SMIOVT2 OVT# (Default CPUTIN)</li> </ul> <p>If current temperature exceeds high-limit setting, OVT# event will be triggered and PSON# will inactive immediately. )</p>												
1	R / W	<p><b>Pin56</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit1]</td><td>Pin56</td></tr> <tr><td>0</td><td>MCLK</td></tr> <tr><td>1</td><td>GP23</td></tr> </table> <p><b>Pin57</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit1]</td><td>Pin57</td></tr> <tr><td>0</td><td>MDAT</td></tr> <tr><td>1</td><td>GP22</td></tr> </table>	CR2A [Bit1]	Pin56	0	MCLK	1	GP23	CR2A [Bit1]	Pin57	0	MDAT	1	GP22
CR2A [Bit1]	Pin56													
0	MCLK													
1	GP23													
CR2A [Bit1]	Pin57													
0	MDAT													
1	GP22													
0	R / W	<p><b>Pin58</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit0]</td><td>Pin58</td></tr> <tr><td>0</td><td>KCLK</td></tr> <tr><td>1</td><td>GP21</td></tr> </table> <p><b>Pin59</b> function selection</p> <table border="1"> <tr><td>CR2A [Bit0]</td><td>Pin59</td></tr> <tr><td>0</td><td>KDAT</td></tr> <tr><td>1</td><td>GP20</td></tr> </table>	CR2A [Bit0]	Pin58	0	KCLK	1	GP21	CR2A [Bit0]	Pin59	0	KDAT	1	GP20
CR2A [Bit0]	Pin58													
0	KCLK													
1	GP21													
CR2A [Bit0]	Pin59													
0	KDAT													
1	GP20													

**CR 2Bh. Multi Function Selection**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION						
7	R / W	<p><b>Pin77</b> function selection</p> <table border="1"> <tr><td>CR2B [Bit7]</td><td>Pin77</td></tr> <tr><td>0</td><td>RSTOUT2#</td></tr> <tr><td>1</td><td>GP76</td></tr> </table>	CR2B [Bit7]	Pin77	0	RSTOUT2#	1	GP76
CR2B [Bit7]	Pin77							
0	RSTOUT2#							
1	GP76							
6	R / W	<p><b>Pin78</b> function selection</p> <table border="1"> <tr><td>CR2B [Bit6]</td><td>Pin78</td></tr> <tr><td>0</td><td>RSTOUT1#</td></tr> <tr><td>1</td><td>GP75</td></tr> </table>	CR2B [Bit6]	Pin78	0	RSTOUT1#	1	GP75
CR2B [Bit6]	Pin78							
0	RSTOUT1#							
1	GP75							

BIT	READ / WRITE	DESCRIPTION	
5	R / W	<b>Pin79 function selection</b>	
		CR2B [Bit5]	Pin79
		0	RSTOUT0#
		1	GP74
4-0	Reserved.		

### CR 2Ch. Multi Function Selection

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 01h

BIT	READ / WRITE	DESCRIPTION	
7	Reserved.		
6-5	R / W	<b>Pin71 function selection</b>	
		CR2C [Bit6-5]	Pin71
		00	3VSBSW#
		01	GP33
		10	LATCH_BKFD_CUT#
		11	3VSBSW#
4-3	R / W	<b>Pin98 function selection</b>	
		CR2C [Bit4-3]	Pin98
		00	GP27
		01	MLED
		10	CIRRXWB1
		11	Tri-state
2-1	Reserved.		
0	R / W	<b>Pin118 function selection</b>	
		CR2C [Bit0]	Pin118
		0	GP26
		1	TSIC
		<b>Pin120 function selection</b>	
		CR2C [Bit0]	Pin120
		0	PECI
		1	TSID

### CR 2Fh. Strapping Function Result

Location: Address 2Fh

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#(Bit5-2), PWROK(Bit0), LRESET#(Bit6, 1)

Default : by 0ss0\_ssss

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7	Reserved.	
6	R / W	UARTP80_EN Strapping result reading
5	R / W	AMDPWR_EN Strapping result reading
4	Reserved.	
3	R / W	DSW_EN Strapping result reading
2	R / W	TEST_MODE_EN Strapping result reading
1	R / W	LPT_EN Strapping result reading
0	R / W	24M_48M_SEL Strapping result reading

Note . All Strapping results can be programming by LPC Interface. There are three conditions below:

- 4) VSB Strapping result can be programming by LPC, and reset by RSMRST#
- 5) VCC Strapping result can be programming by LPC, and reset by PWROK
- 6) LRESET Strapping (2E\_4E\_SEL) : No change

## 21.2 Logical Device 1 (Parallel Port)

### CR 30h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 01h

BIT	READ / WRITE	DESCRIPTION
7-1	Reserved.	
0	R / W	0: The logical device is inactive. 1: The logical device is active.

### CR 60h, 61h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 03h, 78h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select PRT I/O base address. <100h: FFCh> on 4 bytes boundary (EPP not supported) or <100h: FF8h> on 8 bytes boundary (all modes supported, EPP is only available when the base address is on 8 byte boundary).

### CR 70h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 07h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-0	R / W	These bits select IRQ resource for PRT.

### CR 74h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 04h

BIT	READ / WRITE	DESCRIPTION
7-3	Reserved.	
2-0	R / W	These bits select DRQ resource for PRT. 000: DMA0. 001: DMA1. 010: DMA2. 011: DMA3. 1xx: No DMA active.

**CR F0h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 3Fh

BIT	READ / WRITE	DESCRIPTION
7	Reserved.	
6-3	R / W	ECP FIFO Threshold.
2-0	R / W	Parallel Port Mode selection (CR28 bit2 PRTMODS2 = 0). <b>Bits</b> <b>2 1 0</b> 0 0 0: Standard and Bi-direction (SPP) mode. 0 0 1: EPP – 1.9 and SPP mode. 0 1 0: ECP mode. 0 1 1: ECP and EPP – 1.9 mode. 1 0 0: Printer Mode. 1 0 1: EPP – 1.7 and SPP mode. 1 1 0: Reserved. 1 1 1: ECP and EPP – 1.7 mode.

### 21.3 Logical Device 2 (UART A)

#### CR 30h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 01h

BIT	READ / WRITE	DESCRIPTION
7-1	Reserved.	
0	R / W	0: The logical device is inactive. 1: The logical device is active.

#### CR 60h, 61h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 03h, F8h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select Serial Port 1 I/O base address <100h: FF8h> on 8 bytes boundary.

#### CR 70h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 04h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-0	R / W	These bits select IRQ resource for Serial Port 1.

#### CR F0h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: Delay RXCLK for 5 ns for LG issue. 1: No delay of 5 ns for RXCLK.
6	R / W	0: IRQ is the level mode. 1: IRQ is the pulse mode for IRQ sharing function.
5	R / W	0: Using the original RX FIFO Error Indication signal (USR bit 7). 1: Using new RX FIFO Error Indication signal to solve some issues.

BIT	READ / WRITE	DESCRIPTION
4-2	Reserved.	
1-0	R / W	<p><b>Bits</b></p> <p><b>1 0</b></p> <p>0 0: UART A clock source is 1.8462 MHz (24 MHz / 13).      0 1: UART A clock source is 2 MHz (24 MHz / 12).      1 0: UART A clock source is 24 MHz (24 MHz / 1).      0 0: IR clock source is 14.769 MHz (24 MHz / 1.625).</p>

**CR F2h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	<p><b>UARTA_RS485_enable</b></p> <p>0: Disable RS485 auto flow control function for UARTA      1: Enable RS485 auto flow control function for UARTA</p>
6	R / W	<p><b>UARTA_RS485_inv_sel</b> (Available only when CRF2_Bit7=1)</p> <p>0: Do not invert the behavior of RTSA# pin for RS485 auto flow control.      1: Invert the behavior of RTSA# pin for RS485 auto flow control.</p>
5-0	Reserved.	

## 21.4 Logical Device 3 (UART B, IR)

### CR 30h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 01h

BIT	READ / WRITE	DESCRIPTION
7-1	Reserved.	
0	R / W	0: The logical device is inactive. 1: The logical device is active.

### CR 60h, 61h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 02h, F8h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select IR I/O base address <100h: FF8h> on eight-byte boundary.

### CR 70h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 03h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-0	R / W	These bits select IRQ resource for IR.

### CR F0h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: Delay RXCLK for 5 ns for LG issue. 1: No delay of 5 ns for RXCLK.
6	R / W	0: IRQ is the level mode. 1: IRQ is the pulse mode for IRQ sharing function.
5	R / W	0: Using the original RX FIFO Error Indication signal (USR bit 7). 1: Using new RX FIFO Error Indication signal to solve some issues.

BIT	READ / WRITE	DESCRIPTION
4-2	Reserved.	
1-0	R / W	<p><b>Bits 1 0</b></p> <p>0 0: IR clock source is 1.8462 MHz (24 MHz / 13).      0 1: IR clock source is 2 MHz (24 MHz / 12).      0 0: IR clock source is 24 MHz (24 MHz / 1).      0 0: IR clock source is 14.769 MHz (24 MHz / 1.625).</p>

**CR F1h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	Reserved.	
6	R / W	IRLOCSEL => IR I/O pins' location selection. 0: reserved. 1: Through IRRX / IRTX.
5-3	R / W	IRMODE => IR function mode selection. See the table below.
2	R / W	IR half / full duplex function selection. 0: IR function is Full Duplex. 1: IR function is Half Duplex.
1	R / W	0: IRTX pin of IR function in normal condition. 1: Inverse IRTX pin of IR function.
0	R / W	0: IRRX pin of IR function in normal condition. 1: Inverse IRRX pin of IR function.

IR MODE	IR FUNCTION	IRTX	IRRX
00X	Disable	Tri-state	High
010*	IrDA	Active pulse 1.6 $\mu$ S	Demodulation into SINB/IRRX
011*	IrDA	Active pulse 3/16 bit time	Demodulation into SINB/IRRX
100	ASK-IR	Inverting IRTX/SOUTB pin	Routed to SINB/IRRX
101	ASK-IR	Inverting IRTX/SOUTB & 500 KHZ clock	Routed to SINB/IRRX
110	ASK-IR	Inverting IRTX/SOUTB	Demodulation into SINB/IRRX
111*	ASK-IR	Inverting IRTX/SOUTB & 500 KHZ clock	Demodulation into SINB/IRRX

Note: The notation is normal mode in the IR function.

**CR F2h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	<b>UARTB_RS485_enable</b> 0: Disable RS485 auto flow control function for UARTB 1: Enable RS485 auto flow control function for UARTB
6	R / W	<b>UARTB_RS485_inv_sel</b> (Available only when CRF2_Bit7=1) 0: Do not invert the behavior of RTSB# pin for RS485 auto flow control. 1: Invert the behavior of RTSB# pin for RS485 auto flow control.
5-0	Reserved.	

## 21.5 Logical Device 5 (Keyboard Controller)

### CR 30h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-1	Reserved.	
0	R / W	0: The logical device is inactive. 1: The logical device is active.

### CR 60h, 61h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h, 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select the first KBC I/O base address <100h: FFFh> on 1-byte boundary.

### CR 62h, 63h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h, 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select the second KBC I/O base address <100h: FFFh> on 1 byte boundary.

### CR 70h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-0	R / W	These bits select IRQ resource for KINT. (Keyboard interrupt)

### CR 72h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-0	R / W	These bits select IRQ resource for MINT. (PS/2 Mouse interrupt)

#### CR F0h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 83h

BIT	READ / WRITE	DESCRIPTION
7-6	R / W	KBC clock rate selection <b>Bits 7 6</b> 0 0: Reserved 0 1: Reserved 1 0: 12MHz 1 1: Reserved
5-3	Reserved.	
2	R / W	0: Port 92 disabled. 1: Port 92 enabled.
1	R / W	0: Gate A20 software control. 1: Gate A20 hardware speed up.
0	R / W	0: KBRST# software control. 1: KBRST# hardware speed up.

## 21.6 Logical Device 6 (CIR)

### CR 30h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-1	Reserved.	
0	R / W	0: CIR Interface is inactive. 1: CIR Interface is active.

### CR 60h, 61h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h, 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select CIR Interface I/O base address <100h: FF8h> on 1 byte boundary.

### CR 70h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-0	R / W	These bits select IRQ resource for CIR.

### CR F0h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 08h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3	R/W	CIR wide band filter select 0: Low-pass filter 1: Band-pass filter

BIT	READ / WRITE	DESCRIPTION
2-1	R/W	Timeout margin selection of CIR wide band band-pass filter 00: 200% recording carrier period 01: 100% recording carrier period 10: 50% recording carrier period 11: 25% recording carrier period
0	R/W	Carrier recording mode CIR wide band band-pass filter 0: Second carrier 1: Every carrier

**CR F1h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 09h

BIT	READ / WRITE	DESCRIPTION
7-6	R / W	Reserved.
5-0	R / W	Highest input period of CIR wide band band-pass filter (unit : us)

**CR F2h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 32h

BIT	READ / WRITE	DESCRIPTION
7-6	R / W	Reserved.
5-0	R / W	Lowest input period of CIR wide band band-pass filter (unit : us)

**CR F3h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-6	R / W	Reserved.
5-0	R / W	Recording carrier period of CIR wide band band-pass filter (unit : us)

## 21.7 Logical Device 7 (GPIO6, GPIO7, GPIO8)

### CR E0h. GPIO7 I/O Register

Attribute: Read/Write

Power Well: VSB

Reset by: GP7X\_MRST

Default : 0Fh

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved	
3-0	R / W	GPIO7 I/O register 0: The respective GPIO7 PIN is programmed as an output port 1: The respective GPIO7 PIN is programmed as an input port.

### CR E1h. GPIO7 Data Register

Attribute: Read/Write

Power Well: VSB

Reset by: GP7X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved	
3-0	R / W	GPIO7 Data register For output ports, the respective bits can be read/written and produced to pins.
	Read Only	For input ports, the respective bits can be read only from pins. Write accesses will be ignored.

### CR E2h. GPIO7 Inversion Register

Attribute: Read/Write

Power Well: VSB

Reset by: GP7X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved	
3-0	R / W	GPIO7 Inversion register 0: The respective bit and the port value are the same. 1: The respective bit and the port value are inverted. (Both Input & Output ports)

### CR E3h. GPIO7 Status Register

Attribute: Read Only

Power Well: VSB

Reset by: GP7X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved	
3-0	Read Only Read-Clear	GPIO7 Event Status Bit 7-0 corresponds to GP77-GP70, respectively. 0 : No active edge (rising/falling) has been detected 1 : An active edge (rising/falling) has been detected Read the status bit clears it to 0.

**CR E4h. GPIO8 I/O Register**

Location: Address E4h

Attribute: Read/Write

Power Well: VSB

Reset by: GP8X\_MRST

Default : FFh

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO8 I/O register 0: The respective GPIO8 PIN is programmed as an output port 1: The respective GPIO8 PIN is programmed as an input port.

**CR E5h. GPIO8 Data Register**

Location: Address E5h

Attribute: Read/Write

Power Well: VSB

Reset by: GP8X\_MRST

Default : 00h

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO8 Data register For output ports, the respective bits can be read/written and produced to pins.
	Read Only	For input ports, the respective bits can be read only from pins. Write accesses will be ignored.

**CR E6h. GPIO8 Inversion Registe**

Location: Address E6h

Attribute: Read/Write

Power Well: VSB

Reset by: GP8X\_MRST

Default : 00h

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO8 Inversion register 0: The respective bit and the port value are the same. 1: The respective bit and the port value are inverted. (Both Input & Output ports)

**CR E7h. GPIO8 Status Register**

Location: Address E7h

Attribute: Read Only

Power Well: VSB

Reset by: GP8X\_MRST

Default : 00h

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7-0	Read Only Read-Clear	GPIO8 Event Status Bit 7-0 corresponds to GP87-GP80, respectively. 0 : No active edge (rising/falling) has been detected 1 : An active edge (rising/falling) has been detected Read the status bit clears it to 0.

**CR ECh. GPIO7 Multi-function Select Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP7X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved	
3	R / W	0: GPIO73 1: GPIO73 → WDTO (Please also set this GPIO to “output” type.)
2	R / W	0: GPIO72 1: GPIO72 → SMI (Please also set this GPIO to “output” type.)
1	R / W	0: GPIO71 1: GPIO71 → BEEP (Please also set this GPIO to “output” type.)
0	R / W	0: GPIO70 1: GPIO70 → GRN (Please also set this GPIO to “output” type.)

**CR EDh. GPIO8 Multi-function Select Register**

Location: Address EDh

Attribute: Read/Write

Power Well: VSB

Reset by: GP8X\_MRST

Default : 00h

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: GPIO87 1: GPIO87 → YLW
6	R / W	0: GPIO86 1: GPIO86 → BEEP
5	R / W	0: GPIO85 1: GPIO85 → SMI
4	R / W	0: GPIO84 1: GPIO84 → WDTO
3	R / W	0: GPIO83 1: GPIO83 → YLW
2	R / W	0: GPIO82 1: GPIO82 → BEEP
1	R / W	0: GPIO81 1: GPIO81 → SMI
0	R / W	0: GPIO80 1: GPIO80 → WDTO

**CR F4h. GPIO6 I/O Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP6X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO6 I/O register 0: The respective GPIO6 PIN is programmed as an output port 1: The respective GPIO6 PIN is programmed as an input port.

**CR F5h. GPIO6 Data Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP6X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO6 Data register For output ports, the respective bits can be read/written and produced to pins.
	Read Only	For input ports, the respective bits can be read only from pins. Write accesses will be ignored.

**CR F6h. GPIO6 Inversion Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP6X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO6 Inversion register 0: The respective bit and the port value are the same. 1: The respective bit and the port value are inverted. (Both Input & Output ports)

#### CR F7h. GPIO6 Status Register

Attribute: Read Only

Power Well: VSB

Reset by: GP6X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	Read Only Read-Clear	GPIO6 Event Status Bit 7-0 corresponds to GP67-GP60, respectively. 0 : No active edge (rising/falling) has been detected 1 : An active edge (rising/falling) has been detected Read the status bit clears it to 0.

#### CR F8h. GPIO6 Multi-function Select Register

Attribute: Read/Write

Power Well: VSB

Reset by: GP6X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: GPIO67 1: GPIO67 → MLED (Please also set this GPIO to “output” type.)
6	R / W	0: GPIO66 1: GPIO66 → BEEP (Please also set this GPIO to “output” type.)
5	R / W	0: GPIO65 1: GPIO65 → SMI (Please also set this GPIO to “output” type.)
4	R / W	0: GPIO64 1: GPIO64 → WDTO (Please also set this GPIO to “output” type.)
3	R / W	0: GPIO63 1: GPIO63 → MLED (Please also set this GPIO to “output” type.)
2	R / W	0: GPIO62 1: GPIO62 → BEEP (Please also set this GPIO to “output” type.)
1	R / W	0: GPIO61 1: GPIO61 → SMI (Please also set this GPIO to “output” type.)
0	R / W	0: GPIO60 1: GPIO60 → WDTO (Please also set this GPIO to “output” type.)



## 21.8 Logical Device 8 (WDT1, GPIO0, GPIO1)

### CR 30h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION	
7-4	Reserved.		
3	R / W	0: GPIO Base Address mode is inactive 1: GPIO Base Address mode is active	
2	Reserved.		
1	R / W	0: GPIO0 is inactive. 1: GPIO0 is active.	
0	R / W	0: WDT1 is inactive. 1: WDT1 is active.	

Note. The active and inactive register for GPIO1 is located in logic device 9, CR30, bit1.

### CR 60h, 61h.

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h, 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select GPIO Interface I/O base address <100h: FF8h> on 1 byte boundary.

### CR E0h. GPIO0 I/O Register

Attribute: Read/Write

Power Well: VCC

Reset by: GP0X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO0 I/O register 0: The respective GPIO0 PIN is programmed as an output port 1: The respective GPIO0 PIN is programmed as an input port.

### CR E1h. GPIO0 Data Register

Attribute: Read/Write

Power Well: VCC

Reset by: GP0X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO0 Data register For output ports, the respective bits can be read/written and produced to pins.
	Read Only	For input ports, the respective bits can be read only from pins. Write accesses will be ignored.

**CR E2h. GPIO0 Inversion Register**

Attribute: Read/Write

Power Well: VCC

Reset by: GP0X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO0 Inversion register 0: The respective bit and the port value are the same. 1: The respective bit and the port value are inverted. (Both Input & Output ports)

**CR E3h. GPIO0 Status Register**

Attribute: Read Only

Power Well: VCC

Reset by: GP0X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	Read Only Read-Clear	GPIO0 Event Status Bit 7-0 corresponds to GP05-GP00, respectively. 0 : No active edge (rising/falling) has been detected 1 : An active edge (rising/falling) has been detected Read the status bit clears it to 0.

**CR E4h. GPIO0 Multi-function Select Register**

Attribute: Read/Write

Power Well: VCC

Reset by: GP0X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: GPIO07 1: GPIO07 → MLED (Please also set this GPIO to “output” type.)
6	R / W	0: GPIO06 1: GPIO06 → BEEP (Please also set this GPIO to “output” type.)
5	R / W	0: GPIO05 1: GPIO05 → SMI (Please also set this GPIO to “output” type.)

BIT	READ / WRITE	DESCRIPTION
4	R / W	0: GPIO04 1: GPIO04 → WDTO (Please also set this GPIO to “output” type.)
3	R / W	0: GPIO03 1: GPIO03 → MLED (Please also set this GPIO to “output” type.)
2	R / W	0: GPIO02 1: GPIO02 → BEEP (Please also set this GPIO to “output” type.)
1	R / W	0: GPIO01 1: GPIO01 → SMI (Please also set this GPIO to “output” type.)
0	R / W	0: GPIO00 1: GPIO00 → WDTO (Please also set this GPIO to “output” type.)

**CR F0h. GPIO1 I/O Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP0X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO1 I/O register 0: The respective GPIO1 PIN is programmed as an output port 1: The respective GPIO1 PIN is programmed as an input port.

**CR F1h. GPIO1 Data Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP1X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO1 Data register For output ports, the respective bits can be read/written and produced to pins.
	Read Only	For input ports, the respective bits can be read only from pins. Write accesses will be ignored.

**CR F2h. GPIO1 Inversion Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP1X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO1 Inversion register 0: The respective bit and the port value are the same. 1: The respective bit and the port value are inverted. (Both Input & Output ports)

**CR F3h. GPIO1 Status Register**

Attribute: Read Only

Power Well: VSB

Reset by: GP1X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	Read Only Read-Clear	GPIO1 Event Status Bit 7-0 corresponds to GP17-GP10, respectively. 0 : No active edge (rising/falling) has been detected 1 : An active edge (rising/falling) has been detected Read the status bit clears it to 0.

**CR F4h. GPIO1 Multi-function Select Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP1X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: GPIO17 1: GPIO17 → YLW (Please also set this GPIO to “output” type.)
6	R / W	0: GPIO16 1: GPIO16 → GRN (Please also set this GPIO to “output” type.)
5	R / W	0: GPIO15 1: GPIO15 → YLW (Please also set this GPIO to “output” type.)
4	R / W	0: GPIO14 1: GPIO14 → GRN (Please also set this GPIO to “output” type.)
3	R / W	0: GPIO13 1: GPIO13 → YLW (Please also set this GPIO to “output” type.)
2	R / W	0: GPIO12 1: GPIO12 → GRN (Please also set this GPIO to “output” type.)
1	R / W	0: GPIO11 1: GPIO11 → YLW (Please also set this GPIO to “output” type.)
0	R / W	0: GPIO10 1: GPIO10 → GRN (Please also set this GPIO to “output” type.)

**CR F5h. Watchdog Timer I(WDT1) and KBC P20 Control Mode Register**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET# or PWROK(see LDA E7[3])

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-5	Reserved.	
4	R / W	Watchdog Timer I count mode is 1000 times faster. 0: Disable. 1: Enable. (If bit-3 is 0, the count mode is 1/1000 seconds mode.) (If bit-3 is 1, the count mode is 1/1000 minutes mode.)
3	R / W	Select Watchdog Timer I count mode. 0: Second Mode. 1: Minute Mode.
2	R / W	Enable the rising edge of a KBC reset (P20) to issue a time-out event. 0: Disable. 1: Enable.
1	R / W	Disable / Enable the Watchdog Timer I output low pulse to the KBRST# pin (PIN28) 0: Disable. 1: Enable.
0	R / W	Pulse or Level mode select 0: Pulse mode 1: Level mode

**CR F6h. Watchdog Timer I(WDT1) Counter Register**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET# or PWROK(see LDA E7[3])

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	Watch Dog Timer I Time-out value. Writing a non-zero value to this register causes the counter to load the value into the Watch Dog Counter and start counting down. If CR F7h, bits 7 and 6 are set, any Mouse Interrupt or Keyboard Interrupt event causes the previously-loaded, non-zero value to be reloaded to the Watch Dog Counter and the count down resumes. Reading this register returns the current value in the Watch Dog Counter, not the Watch Dog Timer Time-out value. 00h: Time-out Disable 01h: Time-out occurs after one cycle time, the cycle time is base on LD8 CRF5, bit[3], by analogy.

**CR F7h. Watchdog Timer I(WDT1) Control & Status Register**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET# or PWROK(see LDA E7[3])

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	Mouse interrupt reset enables watch-dog timer reload 0: Watchdog Timer I is not affected by mouse interrupt. 1: Watchdog Timer I is reset by mouse interrupt.
6	R / W	Keyboard interrupt reset enables watch-dog timer reload 0: Watchdog Timer I is not affected by keyboard interrupt. 1: Watchdog Timer I is reset by keyboard interrupt.
5	Write "1" Only	Trigger Watchdog Timer I event. This bit is self-clearing.
4	R / W Write "0" Clear	Watchdog Timer I status bit 0: Watchdog Timer I is running. 1: Watchdog Timer I issues time-out event.
3-0	R / W	These bits select the IRQ resource for the Watchdog Timer I

**21.9 Logical Device 9 (GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7, GPIO8)**

CR 30h.

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION	
7	R / W	0: GPIO7 is inactive.	1: GPIO7 is active
6	R / W	0: GPIO6 is inactive.	1: GPIO6 is active
5	R / W	0: GPIO5 is inactive.	1: GPIO5 is active.
4	R / W	0: GPIO4 is inactive.	1: GPIO4 is active.
3	R / W	0: GPIO3 is inactive.	1: GPIO3 is active
2	R / W	0: GPIO2 is inactive.	1: GPIO2 is active.
1	R / W	0: GPIO1 is inactive.	1: GPIO1 is active.
0	R / W	0: GPIO8 is inactive.	1: GPIO8 is active.

**CR E0h. GPIO2 I/O Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP2X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO2 I/O register 0: The respective GPIO2 PIN is programmed as an output port 1: The respective GPIO2 PIN is programmed as an input port.

**CR E1h. GPIO2 Data Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP2X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO2 Data register For output ports, the respective bits can be read and written by the pins.
	Read Only	For Input ports, the respective bits can only be read by the pins. Write accesses are ignored.

**CR E2h. GPIO2 Inversion Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP2X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO2 Inversion register 0: The respective bit and the port value are the same. 1: The respective bit and the port value are inverted. (Applies to both input and output ports)

**CR E3h. GPIO2 Status Register**

Attribute: Read Only

Power Well: VSB

Reset by: GP2X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	Read Only Read-Clear	GPIO2 Event Status Bit 7-0 corresponds to GP27-GP20, respectively. 0 : No active edge (rising/falling) has been detected 1 : An active edge (rising/falling) has been detected Read the status bit clears it to 0.

**CR E4h. GPIO3 I/O Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP3X\_MRST

Default : 7Fh

BIT	READ / WRITE	DESCRIPTION
7	Reserved	
6-0	R / W	GPIO3 I/O register 0: The respective GPIO3 PIN is programmed as an output port 1: The respective GPIO3 PIN is programmed as an input port.

**CR E5h. GPIO3 Data Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP3X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	Reserved	
6-0	R / W	GPIO3 Data register For output ports, the respective bits can be read and written by the pins.
	Read Only	For Input ports, the respective bits can only be read by the pins. Write accesses are ignored.

**CR E6h. GPIO3 Inversion Register**

Attribute: Read/Write

Power Well: VSB  
 Reset by: GP3X\_MRST  
 Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	Reserved	
6-0	R / W	GPIO3 Inversion register 0: The respective bit and the port value are the same. 1: The respective bit and the port value are inverted. (Applies to both input and output ports)

#### CR E7h. GPIO3 Status Register

Attribute: Read Only  
 Power Well: VSB  
 Reset by: GP3X\_MRST  
 Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	Reserved	
6-0	Read Only Read-Clear	GPIO3 Event Status Bit 7-0 corresponds to GP37-GP30, respectively. 0 : No active edge(rising/falling) has been detected 1 : An active edge(rising/falling) has been detected Read the status bit clears it to 0.

#### CR E9h. GPIO2 Multi-function Select Register

Attribute: Read/Write  
 Power Well: VSB  
 Reset by: GP2X\_MRST  
 Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: GPIO27 1: GPIO27 → GRN (Please also set this GPIO to “output” type.)
6	R / W	0: GPIO26 1: GPIO26 → BEEP (Please also set this GPIO to “output” type.)
5	R / W	0: GPIO25 1: GPIO25 → SMI (Please also set this GPIO to “output” type.)
4	R / W	0: GPIO24 1: GPIO24 → OVT (Please also set this GPIO to “output” type.)
3	R / W	0: GPIO23 1: GPIO23 → GRN (Please also set this GPIO to “output” type.)
2	R / W	0: GPIO22 1: GPIO22 → BEEP (Please also set this GPIO to “output” type.)
1	R / W	0: GPIO21 1: GPIO21 → SMI (Please also set this GPIO to “output” type.)

BIT	READ / WRITE	DESCRIPTION
0	R / W	0: GPIO20 1: GPIO20 → WDTO (Please also set this GPIO to “output” type.)

**CR EAh. GPIO3 Multi-function Select Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP3X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	Reserved	
6	R / W	0: GPIO36 1: GPIO36 → GRN (Please also set this GPIO to “output” type.)
5	R / W	0: GPIO35 1: GPIO35 → BEEP (Please also set this GPIO to “output” type.)
4	R / W	0: GPIO34 1: GPIO34 → SMI (Please also set this GPIO to “output” type.)
3	R / W	0: GPIO33 1: GPIO33 → WDTO (Please also set this GPIO to “output” type.)
2	R / W	0: GPIO32 1: GPIO32 → GRN (Please also set this GPIO to “output” type.)
1	R / W	0: GPIO31 1: GPIO31 → BEEP (Please also set this GPIO to “output” type.)
0	R / W	0: GPIO30 1: GPIO30 → SMI (Please also set this GPIO to “output” type.)

**CR EBh. GPIO5 Multi-function Select Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP5X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: GPIO57 1: GPIO57 → YLW (Please also set this GPIO to “output” type.)
6	R / W	0: GPIO56 1: GPIO56 → GRN (Please also set this GPIO to “output” type.)
5	R / W	0: GPIO55 1: GPIO55 → SLPS5_Lch (Please also set this GPIO to “output” type.)
4	R / W	0: GPIO54 1: GPIO54 → GRN (Please also set this GPIO to “output” type.)
3	R / W	0: GPIO53 1: GPIO53 → YLW (Please also set this GPIO to “output” type.)
2	R / W	0: GPIO52 1: GPIO52 → GRN (Please also set this GPIO to “output” type.)
1	R / W	0: GPIO51 1: GPIO51 → YLW (Please also set this GPIO to “output” type.)
0	R / W	0: GPIO50 1: GPIO50 → GRN (Please also set this GPIO to “output” type.)

**CR F0h. GPIO4 I/O Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP4X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO4 I/O register 0: The respective GPIO4 PIN is programmed as an output port 1: The respective GPIO4 PIN is programmed as an input port.

**CR F1h. GPIO4 Data Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP4X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO4 Data register For output ports, the respective bits can be read and written by the pins.
	Read Only	For Input ports, the respective bits can only be read by the pins. Write accesses are ignored.

**CR F2h. GPIO4 Inversion Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP4X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO4 Inversion register 0: The respective bit and the port value are the same. 1: The respective bit and the port value are inverted. (Applies to both input and output ports)

**CR E8h. GPIO4 Status Register**

Attribute: Read Only

Power Well: VSB

Reset by: GP4X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	Read Only Read-Clear	GPIO4 Event Status Bit 7-0 corresponds to GP47-GP40, respectively. 0 : No active edge (rising/falling) has been detected 1 : An active edge (rising/falling) has been detected Read the status bit clears it to 0.

**CR EEh. GPIO4 Multi-function Select Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP4X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: GPIO47 1: GPIO47 → YLW (Please also set this GPIO to “output” type.)
6	R / W	0: GPIO46 1: GPIO46 → BEEP (Please also set this GPIO to “output” type.)
5	R / W	0: GPIO45 1: GPIO45 → SMI (Please also set this GPIO to “output” type.)
4	R / W	0: GPIO44 1: GPIO44 → WDTO (Please also set this GPIO to “output” type.)
3	R / W	0: GPIO43 1: GPIO43 → YLW (Please also set this GPIO to “output” type.)
2	R / W	0: GPIO42 1: GPIO42 → BEEP (Please also set this GPIO to “output” type.)
1	R / W	0: GPIO41 1: GPIO41 → SMI (Please also set this GPIO to “output” type.)
0	R / W	0: GPIO40 1: GPIO40 → WDTO (Please also set this GPIO to “output” type.)

**CR F4h. GPIO5 I/O Register**

Attribute: Read/Write

Power Well: VSB

Reset by: GP5X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO5 I/O register 0: The respective GPIO5 PIN is programmed as an output port 1: The respective GPIO5 PIN is programmed as an input port.

#### CR F5h. GPIO5 Data Register

Attribute: Read/Write

Power Well: VSB

Reset by: GP5X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO5 Data register For output ports, the respective bits can be read and written by the pins.
	Read Only	For input ports, the respective bits can only be read by the pins. Write accesses are ignored.

#### CR F6h. GPIO5 Inversion Register

Attribute: Read/Write

Power Well: VSB

Reset by: GP5X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GPIO5 Inversion register 0: The respective bit and the port value are the same. 1: The respective bit and the port value are inverted. (Applies to both input and output ports)

#### CR F7h. GPIO5 Status Register

Attribute: Read Only

Power Well: VSB

Reset by: GP5X\_MRST

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	Read Only Read-Clear	GPIO5 Event Status Bit 7-0 corresponds to GP57-GP50, respectively. 0 : No active edge (rising/falling) has been detected 1 : An active edge (rising/falling) has been detected Read the status bit clears it to 0.

#### CR FEh. Input Detected Type Register

Attribute: Read/Write

Power Well: VSB

Reset by: GP3X\_MRST(Bit7-6), GP4X\_MRST(Bit5-4)

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: Enable GP32 input de-bouncer 1: Disable GP32 input de-bouncer
6	R / W	0: Enable GP31 input de-bouncer 1: Disable GP31 input de-bouncer
5	R / W	0: Enable GP46 input de-bouncer 1: Disable GP46 input de-bouncer
4	R / W	0: Enable GP41 input de-bouncer 1: Disable GP41 input de-bouncer
3-0	Reserved	

## 21.10 Logical Device A (ACPI)

CR E0h.

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 01h

BIT	READ / WRITE	DESCRIPTION																												
7	R / W	DIS_PSIN => Disable the panel switch input to turn on the system power supply. 0: PSIN is wire-AND and connected to PSOUT#. 1: PSIN is blocked and cannot affect PSOUT#.																												
6	R / W	Enable KBC wake-up 0: Disable keyboard wake-up function via PSOUT#. 1: Enable keyboard wake-up function via PSOUT#.																												
5	R / W	Enable Mouse wake-up 0: Disable mouse wake-up function via PSOUT#. 1: Enable mouse wake-up function via PSOUT#.																												
4	R / W	MSRKEY => Three keys (ENMDAT_UP, CRE6[7]; MSRKEY, CRE0[4]; MSXKEY, CRE0[1]) define the combinations of the mouse wake-up events. Please see the following table for the details.  <table border="1"> <thead> <tr> <th>ENMDAT_UP</th><th>MSRKEY</th><th>MSXKEY</th><th>Wake-up event</th></tr> </thead> <tbody> <tr> <td>1</td><td>x</td><td>1</td><td>Any button clicked or any movement.</td></tr> <tr> <td>1</td><td>x</td><td>0</td><td>One click of left or right button.</td></tr> <tr> <td>0</td><td>0</td><td>1</td><td>One click of the left button.</td></tr> <tr> <td>0</td><td>1</td><td>1</td><td>One click of the right button.</td></tr> <tr> <td>0</td><td>0</td><td>0</td><td>Two clicks of the left button.</td></tr> <tr> <td>0</td><td>1</td><td>0</td><td>Two clicks of the right button.</td></tr> </tbody> </table>	ENMDAT_UP	MSRKEY	MSXKEY	Wake-up event	1	x	1	Any button clicked or any movement.	1	x	0	One click of left or right button.	0	0	1	One click of the left button.	0	1	1	One click of the right button.	0	0	0	Two clicks of the left button.	0	1	0	Two clicks of the right button.
ENMDAT_UP	MSRKEY	MSXKEY	Wake-up event																											
1	x	1	Any button clicked or any movement.																											
1	x	0	One click of left or right button.																											
0	0	1	One click of the left button.																											
0	1	1	One click of the right button.																											
0	0	0	Two clicks of the left button.																											
0	1	0	Two clicks of the right button.																											
3	R / W	Enable CIR wake-up 0: Disable CIR wake-up function via PSOUT#. 1: Enable CIR wake-up function via PSOUT#.																												
2	R / W	Keyboard / Mouse swap enable 0: Normal mode. 1: Keyboard / Mouse ports are swapped.																												
1	R / W	MSXKEY => Three keys (ENMDAT_UP, CRE6[7]; MSRKEY, CRE0[4]; MSXKEY, CRE0[1]) define the combinations of the mouse wake-up events. Please check out the table in CRE0[4] for the detailed.																												
0	R / W	KBXKEY => 0: Only the pre-determined key combination in sequence can wake up the system. 1: Any character received from the keyboard can wake up the system.																												

**CR E1h. KBC Wake-Up Index Register**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	Keyboard wake-up index register. This is the index register of CRE2, which is the access window for the keyboard's pre-determined key key-combination characters. The first set of wake-up keys is in of 0x00 – 0x0E, the second set 0x30 – 0x3E, and the third set 0x40 – 0x4E. Incoming key combinations can be read through 0x10 – 0x1E.

**CR E2h. KBC Wake-Up Data Register**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	Keyboard wake-up data register. This is the data register for the keyboard's pre-determined key-combination characters, which is indexed by CRE1.

**CR E3h. Event Status Register**

Attribute: Read Only

Power Well: VRTC

Reset by: Battery reset

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-5	Reserved.	
4	Read Only Read-Clear	This status flag indicates VSB power off/on.
3	Read Only Read-Clear	Thermal shutdown status. 0: No thermal shutdown event issued. 1: Thermal shutdown event issued.
2	Read Only Read-Clear	PSIN_STS 0: No PSIN event issued. 1: PSIN event issued.
1	Read Only Read-Clear	MSWAKEUP_STS => The bit is latched by the mouse wake-up event. 0: No mouse wake-up event issued. 1: Mouse wake-up event issued.
0	Read Only Read-Clear	KBWAKEUP_STS => The bit is latched by the keyboard wake-up event. 0: No keyboard wake-up event issued. 1: Keyboard wake-up event issued.

**CR E4h.**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset, PWROK(Bit4), LRESET#(Bit3-2)

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	Reserved	
6-5	R / W	<p>Power-loss control <sup>Note</sup> (These two bits will determine the system turn on or off after AC resume, from G3 to S5 state.)</p> <p><b>Bits 6 5</b></p> <p>0 0: Always turn off.            0 1: Always turn on. (PSON# will active when S3# is high.)            1 0: Pre-state. (System turns On or Off which depends on the state before the power loss. Please check the definition of the pre-state is "ON" or "OFF" in chapter 26.2.)            1 1: User defined mode for power loss last-state. (The last-state flag is located on "CRE6h, bit4.")</p>
4	R / W	<p>3VSB# enable bit</p> <p>0: Disable.            1: Enable.</p>
3	R / W	<p>Keyboard wake-up options.</p> <p>0: Password or sequence hot keys programmed in the registers.            1: Any key.</p>
2	R / W	<p>Enable the hunting mode for wake-up events set in CRE0. This bit is cleared when any wake-up event is captured. (Note. This bit is use for KB and MS to generate PSOUT# while VCC valid, for example, wake-up from S1 to S0 via PSOUT#.)</p> <p>0: Disable.(Default)            1: Enable.</p>
1-0	Reserved.	

**Note.** Whether "Always turn on", "Pre-state" or "User defined mode", the PSON#'s active condition for system to turn-on is S3# goes high. For south-bridge which S3# default is low while AC resume, please refer "CRE7h, bit4" to achieve the power-loss control application.

### CR E5h. GPIOs Reset Source Register

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 02h

BIT	READ / WRITE	DESCRIPTION
7-6	Reserved.	
5	R / W	<p>GP8X_MRST</p> <p>0: GP8X reset by RSMRST#. (Default)            1: GP8X reset by SLPS5.</p>

BIT	READ / WRITE	DESCRIPTION
4	R / W	GP7X_MRST 0: GP7X reset by RSMRST#. (Default) 1: GP7X reset by SLPS5.
3	R / W	GP6X_MRST 0: GP6X reset by RSMRST#. (Default) 1: GP6X reset by SLPS5.
2	R / W	RESETCONO# signal to control PWROK 0: Disable (Default) 1: Enable
1	R / W	Route to PWROK source selection. 0: PSON#. 1: SLP_S3#. (Default)
0	R / W	ATXPGD signal to control PWROK 0: Enable. (Default) 1: Disable.

**CR E6h.**

Attribute: Read/Write

Power Well: VRTC

Reset by: RSMRST#(Bit7, Bit5, Bit3-1), Battery reset(Bit6, Bit4), PWROK(Bit0)

Default : 1Ch

BIT	READ / WRITE	DESCRIPTION
7	R / W	ENMDAT => Three keys (ENMDAT_UP, CRE6[7]; MSRKEY, CRE0[4]; MSXKEY, CRE0[1]) define the combinations of the mouse wake-up events. Please see the table in CRE0, bit 4 for the details.
6	Read Only	SKTOCC Status. This bit is '1' when pin 102 SKTOCC# = 1.
5	R / W	CASEOPEN0 Clear Control. Write 1 to this bit to clear CASEOPEN0 status. This bit will clear the status itself.
4	R / W	Power-loss Last State Flag. 0: ON 1: OFF. (Default)

BIT	READ / WRITE	DESCRIPTION
3-1	R / W	<p>PWROK_DEL Set the delay time when rising from 3VCC to PWROK</p> <p><b>Bits</b></p> <p><b>3 2 1</b></p> <p>0 0 0: 300 ~ 600mS 0 0 1: 330 ~ 670mS 0 1 0: 390 ~ 730mS 0 1 1: 520 ~ 860mS 1 0 0: 200 ~ 300mS 1 0 1: 230 ~ 370mS 1 1 0: 290 ~ 430mS (Default) 1 1 1: 420 ~ 560mS</p>
0	R / W	<p>PWROK_TRIG =&gt;</p> <p>0: PWROK work normally. (Default) 1: Write 1 will let PWROK keep low or from high to low immediately.</p>

**CR E7h.**

Attribute: Read/Write

Power Well: VRTC

Reset by: RSMRST#(Bit7-5, Bit3-2), Battery reset(Bit4, Bit1-0)

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	<p>ENKD3 =&gt;</p> <p>Enable the third set of keyboard wake-up key combination. Its values are accessed through keyboard wake-up index register (CRE1) and keyboard wake-up data register (CRE2) at the index from 40h to 4eh.</p> <p>0: Disable the third set of the key combinations. 1: Enable the third set of the key combinations.</p>
6	R / W	<p>ENKD2 =&gt;</p> <p>Enable the second set of keyboard wake-up key combination. Its values are accessed through keyboard wake-up index register (CRE1) and keyboard wake-up data register (CRE2) at the index from 30h to 3eh.</p> <p>0: Disable the second set of the key combinations. 1: Enable the second set of the key combinations.</p>
5	R / W	<p>ENWIN98KEY =&gt;</p> <p>Enable Win98 keyboard dedicated key to wake-up system via PSOUT# when keyboard wake-up function is enabled.</p> <p>0: Disable Win98 keyboard wake-up. 1: Enable Win98 keyboard wake-up.</p>
4	R / W	<p><b>EN_ONPSOUT (VBAT)</b></p> <p>Disable/Enable to issue a 0.5s delay PSOUT# level when system returns from power loss state and is supposed to be on as described in CRE4[6:5], logic device A. (For southbridge which S3# default is low when AC resume, like VIA, AMD...etc.)</p> <p>0: Disable. (Default) 1: Enable.</p>

BIT	READ / WRITE	DESCRIPTION
3	R / W	Select WDT1 reset source 0: Watchdog timer is reset by LRESET#. 1: Watchdog timer is reset by PWROK.
2	Reserved.	
1	R / W	SKTOCC Clear Control. Write 1 to this bit to clear SKTOCC status. This bit will clear the status itself.
0	R / W	Hardware Monitor RESET source select 0: PWROK. (Default) 1: LRESET#.

**CR E9h. GPIOs Reset Source Register**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-6	Reserved.	
5	R / W	GP5X_MRST 0: GP5X reset by RSMRST#. 1: GP5X reset by SLPS5.
4	R / W	GP4X_MRST 0: GP4X reset by RSMRST#. 1: GP4X reset by SLPS5.
3	R / W	GP3X_MRST 0: GP3X reset by RSMRST#. 1: GP3X reset by SLPS5.
2	R / W	GP2X_MRST 0: GP2X reset by RSMRST#. 1: GP2X reset by SLPS5.
1	R / W	GP1X_MRST 0: GP1X reset by RSMRST#. 1: GP1X reset by SLPS5.
0	R / W	GP0X_MRST 0: GP0X reset by LRESET#. 1: GP0X reset by PWROK.

**CR EEh.**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-1	Reserved.	
0	R / W	CASEOPEN1 Clear Control. Write 1 to this bit to clear CASEOPEN1 status. This bit will clear the status itself.

**CR F0h.**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 10h

BIT	READ / WRITE	DESCRIPTION												
7-5	R / W	<b>Pin70</b> function selection <table border="1"> <tr> <td>LDA CRF0 [Bit7-5]</td> <td>Pin70</td> </tr> <tr> <td>000</td> <td>DEEP_S5_0</td> </tr> <tr> <td>001</td> <td>3VSB SW</td> </tr> <tr> <td>010</td> <td>LATCH_BKFD_CUT</td> </tr> <tr> <td>011</td> <td>ATXPGDO</td> </tr> <tr> <td>1xx</td> <td>PWROK</td> </tr> </table>	LDA CRF0 [Bit7-5]	Pin70	000	DEEP_S5_0	001	3VSB SW	010	LATCH_BKFD_CUT	011	ATXPGDO	1xx	PWROK
LDA CRF0 [Bit7-5]	Pin70													
000	DEEP_S5_0													
001	3VSB SW													
010	LATCH_BKFD_CUT													
011	ATXPGDO													
1xx	PWROK													
4	R / W	<b>Pin72</b> function selection <table border="1"> <tr> <td>LDA CRF0 [Bit4]</td> <td>Pin72</td> </tr> <tr> <td>0</td> <td>CASEOPEN1#</td> </tr> <tr> <td>1</td> <td>DEEP_S5_1</td> </tr> </table>	LDA CRF0 [Bit4]	Pin72	0	CASEOPEN1#	1	DEEP_S5_1						
LDA CRF0 [Bit4]	Pin72													
0	CASEOPEN1#													
1	DEEP_S5_1													
3-0	Reserved.													

**CR F2h.**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 5Ch

BIT	READ / WRITE	DESCRIPTION
7-6	Reserved.	
5	R / W	Block SLP_S3# to PSON# 0: Disable 1: Enable
4	R / W	Enable RSTOUT2# function. 0: Disable RSTOUT2#. 1: Enable RSTOUT2#. (Default)
3	R / W	Enable RSTOUT1# function. 0: Disable RSTOUT1#. 1: Enable RSTOUT1#. (Default)

BIT	READ / WRITE	DESCRIPTION
2	R / W	Enable RSTOUT0# function. 0: Disable RSTOUT0#. 1: Enable RSTOUT0#. (Default)
1	Reserved.	
0	R / W	EN_PME 0 : Disable PME. (Default) 1 : Enable PME.

**CR F3h.**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-6	Reserved.	
5	R / W-Clear	PME status of the Mouse event. Write 1 to clear this status.
4	R / W-Clear	PME status of the KBC event. Write 1 to clear this status.
3	R / W-Clear	PME status of the PRT IRQ event. Write 1 to clear this status.
2	Reserved.	
1	R / W-Clear	PME status of the URA IRQ event. Write 1 to clear this status.
0	R / W-Clear	PME status of the URB IRQ event. Write 1 to clear this status.

**CR F4h.**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3	R / W-Clear	PME status of the HM IRQ event. Write 1 to clear this status.
2	R / W-Clear	PME status of the WDT1 event. Write 1 to clear this status.
1	R / W-Clear	PME status of the RIA event. Write 1 to clear this status.

BIT	READ / WRITE	DESCRIPTION
0	R / W-Clear	PME status of the RIB event. Write 1 to clear this status.

**CR F6h.**

Attribute: Read/Write

Power Well: VSB

Reset by: LRESET#(Bit7), RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: Disable KB, MS interrupt of the KBC password event. 1: Enable KB, MS interrupt of the KBC password event.
6	Reserved.	
5	R / W	0: Disable PME interrupt of the Mouse event. 1: Enable PME interrupt of the Mouse event.
4	R / W	0: Disable PME interrupt of the KBC event. 1: Enable PME interrupt of the KBC event.
3	R / W	0: Disable PME interrupt of the PRT IRQ event. 1: Enable PME interrupt of the PRT IRQ event.
2	Reserved.	
1	R / W	0: Disable PME interrupt of the URA IRQ event. 1: Enable PME interrupt of the URA IRQ event.
0	R / W	0: Disable PME interrupt of the URB IRQ event. 1: Enable PME interrupt of the URB IRQ event.

**CR F7h.**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : C0h

BIT	READ / WRITE	DESCRIPTION
7	R / W	RSTOUT2# Push-Pull/OD select 0: Open Drain 1: Push-Pull (Default)
6	R / W	RSTOUT1# Push-Pull/OD select 0: Open Drain 1: Push-Pull (Default)
5	Reserved	
4	R / W	0: Disable PME interrupt of the CIRWAKEUP IRQ event. 1: Enable PME interrupt of the CIRWAKEUP IRQ event.
3	R / W	0: Disable PME interrupt of the HM IRQ event. 1: Enable PME interrupt of the HM IRQ event.

BIT	READ / WRITE	DESCRIPTION
2	R / W	0: Disable PME interrupt of the WDT1 event. 1: Enable PME interrupt of the WDT1 event.
1	R / W	0: Disable PME interrupt of the RIA event. 1: Enable PME interrupt of the RIA event.
0	R / W	0: Disable PME interrupt of the RIB event. 1: Enable PME interrupt of the RIB event.

**CR FEh. GPIO41, GPIO46, GPIO31 and GPIO32 Event Route Selection Register**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	0: Disable GP41 event route to PSOUT#. 1: Enable GP41 event route to PSOUT#.
6	R / W	0: Disable GP46 event route to PSOUT#. 1: Enable GP46 event route to PSOUT#.
5	R / W	0: Disable GP31 event route to PSOUT#. 1: Enable GP31 event route to PSOUT#.
4	R / W	0: Disable GP32 event route to PSOUT#. 1: Enable GP32 event route to PSOUT#.
3	R / W	0: Disable GP41 event route to PME#. 1: Enable GP41 event route to PME#.
2	R / W	0: Disable GP46 event route to PME#. 1: Enable GP46 event route to PME#.
1	R / W	0: Disable GP31 event route to PME#. 1: Enable GP31 event route to PME#.
0	R / W	0: Disable GP32 event route to PME#. 1: Enable GP32 event route to PME#.

## 21.11 Logical Device B (Hardware Monitor, Front Panel LED)

**CR 30h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-1	Reserved.	
0	R / W	0: Hardware Monitor & SB-TSI device is inactive. 1: Hardware Monitor & SB-TSI device is active.

**CR 60h, 61h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h, 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select the HM base address <100h : FFEh> along a two-byte boundary.

**CR 62h, 63h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h, 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select the SB-TSI base address <100h : FFEh> along a two-byte boundary.

**CR 70h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-0	R / W	These bits select the IRQ resource for HM.

## CR E0h. SYSFAN Duty Cycle Register

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 7Fh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	SYSFAN Duty Cycle Register

#### CR E1h. CPUFAN Duty Cycle Register

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 7Fh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	CPUFAN Duty Cycle Register

#### CR E2h. AUXFAN0 Duty Cycle Register

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	AUXFAN0 Duty Cycle Register

#### CR E4h. Configuration Register

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#(Bit7, Bit4-0), WDT&PWROK(Bit6), AMD\_PWROK(Bit5)

Default : FFh

BIT	READ / WRITE	DESCRIPTION																				
7	R / W	CR2A Bit1-0 reset source selection 0: WDT & PWROK 1: RSMRST#																				
6	R / W	RESETCONI# and PSIN# input block 0: Enable 1: Disable																				
5	R / W	AMD Power Sequence VCORE detect selection 0: Disable 1: Enable																				
4	Reserved.																					
3	R / W	<b>Pin88 function selection</b> <table border="1" data-bbox="465 1721 1289 1932"> <tr> <th>DSW_EN</th> <th>LDB CRE4 [Bit3]</th> <th>TEST_MODE_EN</th> <th>Pin88</th> </tr> <tr> <td>1</td> <td>x</td> <td>x</td> <td>SLP_SUS_FET</td> </tr> <tr> <td>0</td> <td>0</td> <td>x</td> <td>GP55</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>GP55</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>PWROK#</td> </tr> </table>	DSW_EN	LDB CRE4 [Bit3]	TEST_MODE_EN	Pin88	1	x	x	SLP_SUS_FET	0	0	x	GP55	0	1	0	GP55	0	1	1	PWROK#
DSW_EN	LDB CRE4 [Bit3]	TEST_MODE_EN	Pin88																			
1	x	x	SLP_SUS_FET																			
0	0	x	GP55																			
0	1	0	GP55																			
0	1	1	PWROK#																			

BIT	READ / WRITE	DESCRIPTION		
2	R / W	<b>Pin93 function selection</b>		
		DSW_EN	LDB CRE4 [Bit2]	Pin93
		1	x	SUSWARN#
		0	0	GP50
1	R / W	<b>Pin91 function selection</b>		
		DSW_EN	LDB CRE4 [Bit1]	Pin91
		1	x	SUSACK#
		0	0	GP52
0		1		
		RSTOUT3#		
0	Reserved.			

**CR F0h. FANIN De-bouncer Register**

Attribute: Read/Write

Power Well: VSB

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-6	Reserved.	
5	R / W	1: Enable AUXFANIN2 input de-bouncer. 0: Disable AUXFANIN2 input de-bouncer.
4	R / W	1: Enable AUXFANIN1 input de-bouncer. 0: Disable AUXFANIN1 input de-bouncer.
3	R / W	1: Enable AUXFANIN0 input de-bouncer. 0: Disable AUXFANIN0 input de-bouncer.
2	R / W	1: Enable CPUFANIN input de-bouncer. 0: Disable CPUFANIN input de-bouncer.
1	R / W	1: Enable SYSFANIN input de-bouncer. 0: Disable SYSFANIN input de-bouncer.
0	Reserved.	

**CR F1h. SMI IRQ Register**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	SMI IRQ Enable
6-0	Reserved.	

**CR F2h. Deep S3 Sleeping State Front panel Green & Yellow LED control register**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	R / W	<b>Deep S3_YLW_BLK_FREQ</b> bits (This function affects by LDB CRF9 Bit 7) 0000: High-Z. (The output type of YLW_LED is open-drain.) (Default) 0001: YLW_LED outputs 0.0625Hz. 0010: YLW_LED outputs 0.125Hz. 0011: YLW_LED outputs 0.25Hz. 0100: YLW_LED outputs 0.5Hz 0101: YLW_LED outputs 1Hz. 0110: YLW_LED outputs 2Hz. 0111: YLW_LED outputs low. 1XXX: Fading LED.
3-0	R / W	<b>Deep S3_GRN_BLK_FREQ</b> bits (This function affects by LDB CRF9 Bit 6) 0000: High-Z. (The output type of YLW_LED is open-drain.) (Default) 0001: GRN_LED outputs 0.0625Hz. 0010: GRN_LED outputs 0.125Hz. 0011: GRN_LED outputs 0.25Hz. 0100: GRN_LED outputs 0.5Hz 0101: GRN_LED outputs 1Hz. 0110: GRN_LED outputs 2Hz. 0111: GRN_LED outputs low. 1XXX: Fading LED.

**CR F5h. SMBus de-bouncer Register**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#, PWROK(Bit7-5)

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-5	R / W	MLED Frequency 000: always high 001: always low 010: 4 Hz 011: 2 Hz 100: 1 Hz 101: 1/2 Hz 110: 1/4 Hz 111: 1/8 Hz
4-3	Reserved.	
1	R / W	1: Enable SCL input de-bouncer 160ns. 0: Disable SCL input de-bouncer.

BIT	READ / WRITE	DESCRIPTION
0	R / W	1: Enable SDA input de-bouncer 160ns. 0: Disable SDA input de-bouncer.

**CR F6h. Deep S5 Front Panel Green & Yellow LED control register**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	R / W	<b>Deep S5_YLW_BLK_FREQ</b> bits (This function affects by LDB CRF9 Bit 5) 0000: High-Z. (The output type of YLW_LED is open-drain.) (Default) 0001: YLW_LED outputs 0.0625Hz. 0010: YLW_LED outputs 0.125Hz. 0011: YLW_LED outputs 0.25Hz. 0100: YLW_LED outputs 0.5Hz 0101: YLW_LED outputs 1Hz. 0110: YLW_LED outputs 2Hz. 0111: YLW_LED outputs low. 1XXX: Fading LED.
3-0	R / W	<b>Deep S5_GRN_BLK_FREQ</b> bits (This function affects by LDB CRF9 Bit 4) 0000: High-Z. (The output type of YLW_LED is open-drain.) (Default) 0001: GRN_LED outputs 0.0625Hz. 0010: GRN_LED outputs 0.125Hz. 0011: GRN_LED outputs 0.25Hz. 0100: GRN_LED outputs 0.5Hz 0101: GRN_LED outputs 1Hz. 0110: GRN_LED outputs 2Hz. 0111: GRN_LED outputs low. 1XXX: Fading LED.

**CR F7h. Front Panel Green LED (GRN\_LED) control register**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 87h

BIT	READ / WRITE	DESCRIPTION
7	R / W	<b>AUTO_EN</b> (Powered by VSB, RSMRST# reset , default = 1) 0: GRN_LED and YLW_LED are controlled by GRN_LED_RST, GRN_BLK_FREQ and YLW_LED_RST, YLW_BLK_FREQ bits. 1: GRN_LED and YLW_LED are controlled by “SLP_S5#” and “SLP_S3#”.
6	R / W	<b>GRN_LED_RST#</b> (Default= 0) 0: GRN_BLK_FREQ will be set to “0000” (High-Z) when into S3~S5 state. 1: GRN_BLK_FREQ will be kept when into S3~S5 state.

BIT	READ / WRITE	DESCRIPTION
5	R / W	GRN_LED_POL 0: GRN_LED output is active low. (Default) 1: GRN_LED output is active high.
4	Reserved.	
3-0	R / W	<b>GRN_BLK_FREQ</b> bits (The reset depends on bit6, GRN_LED_RST#) 0000: High-Z. (The output type of YLW_LED is open-drain.) 0001: GRN_LED outputs 0.0625Hz. 0010: GRN_LED outputs 0.125Hz. 0011: GRN_LED outputs 0.25Hz. 0100: GRN_LED outputs 0.5Hz 0101: GRN_LED outputs 1Hz. 0110: GRN_LED outputs 2Hz. 0111: GRN_LED outputs low. (Default) 1XXX: Fading LED.

**CR F8h. Front Panel Yellow LED (YLW\_LED) control register**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 47h

BIT	READ / WRITE	DESCRIPTION
7	Reserved.	
6	R / W	<b>YLW_LED_RST#</b> (Default =1) 0: YLW_BLK_FREQ will be set to “0000” (High-Z) when into S3~S5 state. 1: YLW_BLK_FREQ will be kept when into S3~S5 state.
5	R / W	YLW_LED_POL 0: YLW_LED output is active low. (Default) 1: YLW_LED output is active high.
4	Reserved.	
3-0	R / W	<b>YLW_BLK_FREQ</b> bits (The reset depends on bit6, YLW_LED_RST#) 0000: High-Z. (The output type of YLW_LED is open-drain.) 0001: YLW_LED outputs 0.0625Hz. 0010: YLW_LED outputs 0.125Hz. 0011: YLW_LED outputs 0.25Hz. 0100: YLW_LED outputs 0.5Hz 0101: YLW_LED outputs 1Hz. 0110: YLW_LED outputs 2Hz. 0111: YLW_LED outputs low. (Default) 1XXX: Fading LED.

**CR F9h. Deep Sleep LED Eanble register**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	R / W	Deep S3_YLW_BLK_FREQ : 0: Depend on setting of CRF2h, bit7~4. 1: Always output high.
6	R / W	Deep S3_GRN_BLK_FREQ : 0: Depend on setting of CRF2h, bit3~0. 1: Always output high.
5	R / W	Deep S5_YLW_BLK_FREQ : 0: Depend on setting of CRF6h, bit7~4. 1: Always output high.
4	R / W	Deep S5_GRN_BLK_FREQ : 0: Depend on setting of CRF2h, bit3~0. 1: Always output high.
3-0	Reserved.	

#### CR FAh.RESETCONO# and PWROK active Pulse width selection

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-2	R / W	RESETCONO# and PWROK active Pulse width selection 00:50ms ~ 60ms 01:100ms ~ 130ms 10:200ms ~ 260ms 11:200ms ~ 260ms
1-0	Reserved.	

## 21.12 Logical Device D (WDT1)

### CR F0h. Register

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7	RO	Mask WDT1 to affect PWROK 0: Mask enable. (WDT1 not affect PWROK) 1: Mask disable. (WDT1 default affect PWROK)
6-0	Reserved.	

## 21.13 Logical Device E (CIR WAKE-UP)

**CR 30h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-1	Reserved.	
0	R / W	0: CIR Wake-up is inactive. 1: CIR Wake-up Interface is active.

**CR 60h, 61h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h, 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	These two registers select CIR Wake-up Interface I/O base address <100h: FF8h> on 1 byte boundary.

**CR 70h.**

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-0	R / W	These bits select IRQ resource for CIR Wake-up.

## 21.14 Logical Device F (GPIO Push-pull or Open-drain selection)

### CR E0h.

Attribute: Read/Write

Power Well: VSB

Reset by: GP1X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GP1 Push-Pull/OD select 0:Push-Pull 1:Open Drain

### CR E1h.

Attribute: Read/Write

Power Well: VSB

Reset by: GP2X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GP2 Push-Pull/OD select 0:Push-Pull 1:Open Drain

### CR E2h.

Attribute: Read/Write

Power Well: VSB

Reset by: GP3X\_MRST

Default : 7Fh

BIT	READ / WRITE	DESCRIPTION
7	Reserved	
6-0	R / W	GP3 Push-Pull/OD select 0:Push-Pull 1:Open Drain

### CR E3h.

Attribute: Read/Write

Power Well: VSB

Reset by: GP4X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GP4 Push-Pull/OD select 0:Push-Pull 1:Open Drain

**CR E4h.**

Attribute: Read/Write

Power Well: VSB

Reset by: GP5X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GP5 Push-Pull/OD select 0:Push-Pull 1:Open Drain

**CR E5h.**

Attribute: Read/Write

Power Well: VSB

Reset by: GP6X\_MRST

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GP6 Push-Pull/OD select 0:Push-Pull 1:Open Drain

**CR E6h.**

Attribute: Read/Write

Power Well: VSB

Reset by: GP7X\_MRST

Default : 0Fh

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved	
3-0	R / W	GP7 Push-Pull/OD select 0:Push-Pull 1:Open Drain

**CR E7h.**

Location: Address E7h

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : FFh

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GP8 Push-Pull/OD select 0:Push-Pull 1:Open Drain

**CR E9h.**

Attribute: Read/Write

Power Well: VSB

Reset by: GP0X\_MRST#

Default : FFh

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	GP0 Push-Pull/OD select 0:Push-Pull 1:Open Drain

**CR F0h. I2C Control & Address Register**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 9Dh

BIT	READ / WRITE	DESCRIPTION
7	R / W	Enable I2C_Slave
6-0	R / W	I2C Address

**CR F1h. I2C to 80PORT Control Register**

Attribute: Read/Write

Power Well: VSB

Reset by: LRESET#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-2	Reserved.	
1	R / W	80PORT Display 0: Enable 1: Disable
0	R / W	LPC or I2C to 80PORT switch

**CR F2h. I2C to 80PORT Data Register**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : 00h

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	I2C to 80PORT Data

## 21.15 Logical Device 14 (PORT80 UART)

### CR E0h. PORT80 UART Control Register

Location: Address E0h

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 80h

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7	R / W	TxEN (Transmit enable)
6-5	Reserved.	
4	R / W	PARE (Parity enable)
3	R / W	PARS (Parity Selection) 0: odd parity 1: even parity
2	R / W	STPS (Stop bit length selection) 0: 1 stop bit 1: 2 stop bits
1	R / W	CHAS (Character length selection) 0: 8 bits 1: 7bits
0	Reserved.	

### CR E1h. PORT80 UART Status Register

Location: Address E1h

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7-2	Reserved.	
1	R	TD (Transmit done status) When UART finish transmit, it would be 1 and auto clear by hardware
0	R	TBF (Transmit buffer full flag) 0: UART is idle 1: UART is transmitting

### CR E2h. PORT80 UART Baud Rate Generator High Byte

Location: Address E2h

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	BRGL (Baud rate generator high byte)

#### CR E3h. PORT80 UART Baud Rate Generator Low Byte

Location: Address E3h

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 10h

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	BRGL (Baud rate generator low byte) Baud Rate = $2\text{MHz} / (\{\text{BRGH}, \text{BRGL}\} + 1)$

#### CR E4h. PORT80 UART Transmit Buffer

Location: Address E4h

Attribute: Read/Write

Power Well: VCC

Reset by: LRESET#

Default : 00h

Size: 8 bits

BIT	READ / WRITE	DESCRIPTION
7-0	R / W	UARTBUF (UART Transmit buffer)

## 21.16 Logical Device 16 (Deep Sleep)

### CR 30h. Deep Sleep configuration register

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 20h

BIT	READ / WRITE	DESCRIPTION
7	R / W	DIS_SLPSUS_PULLUP (test mode) 0: Enable pin 89 (SLP_SUS#) internal pull-up. 1: Disable pin 89 (SLP_SUS#) internal pull-up.
6	R / W	RSMRST# Detect Source Select for Deep Sleep Mode. 0: RSMRST# detected source from PSOUT# voltage (Pin60). 1: RSMRST# detected source from PCHVSB voltage (Pin97).  <b>Note.</b> Set to 0, if Deep S5 is enabled. Set to 1, if DSW is enabled.
5	R / W	Deep_s3_opt 0: When enter Deep S3 state, the SUS_WARN_5VDUAL will keep low. 1: When enter Deep S3 state, the SUS_WARN_5VDUAL will follow DSW sequence.
4	R / W	dsw_wake_opt (test mode) 0: The PSOUT# will assert until SLPS3# high when deep s5 wakeup event happened. 1: The PSOUT# will assert until RSMRST_L high and SLP_SUS_L high when deep s5 wakeup event happened. <b>PS. This bit only active when PCH_DSW_EN &amp; (Deep S5 Enable   Deep S3 Enable)</b>
3	R / W	PCH DSW Enable 0: If PCH disable DSW function. 1: if PCH enable DSW function. (SLP_SUS# affects RSMRST#)
2	R / W	Reserved.
1	R / W	Deep S3 Enable 0: If SLP_S3# state will not enter Deep S3 state. 1: If SLP_S3# state will enter Deep S3 state.
0	R / W	Deep S5 Enable 0: Disable Deep S5 function when into S5 state (SLP_S5#). 1: Enable Deep S5 function when into S5 state (SLP_S5#).

### CR E0h. Deep Sleep wake up PSOUT# delay time

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : **20h** (Default: 512ms)

BIT	READ / WRITE	DESCRIPTION
-----	--------------	-------------

BIT	READ / WRITE	DESCRIPTION
7-6	Reserved.	
5-0	R / W	<p>Deep Sleep wake up PSOUT# delay time.  When system wake up from deep sleep state, IO will issue a low pulse via PSOUT# after SYS_3VSB and wait a delay time.  DELAY TIME = (Setting Value) * 16ms  Example : maximum delay time = (3F)<sub>hex</sub> * 16ms = 1008ms</p>

**CR E1h. Deep Sleep wake up PSOUT# pulse width**

Attribute: Read/Write

Power Well: VSB

Reset by: RSMRST#

Default : **04h** (Default: 128 ms)

BIT	READ / WRITE	DESCRIPTION
7-4	Reserved.	
3-0	R / W	<p>Deep Sleep wake up PSOUT# pulse width.  When system wake up from deep sleep state, IO will issue a low pulse via PSOUT#..  Pulse Width = (Setting Value) * <b>32ms</b>  Example : maximum pulse width = (F)<sub>hex</sub> * <b>32ms</b> = 480ms</p>

**CR E2h. Deep Sleep Delay Time Control**

Attribute: Read/Write

Power Well: VRTC

Reset by: Battery reset

Default : 05h

BIT	READ / WRITE	DESCRIPTION
7	R / W	<p>0: The unit of deep sleep delay time is second.  1: The unit of deep sleep delay time is Minute.</p>
6-0	R / W	<p>Deep Sleep Delay Time Control.  When system leaves S0 State, IO will wait a delay time before entering into Deep Sleep State.  Example: maximum delay time = 127 second/minute</p>

## 22. SPECIFICATIONS

### 22.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	RATING	UNIT
3VCC	Power Supply Voltage (3.3V)	-0.3 to 3.6	V
VI	Input Voltage	-0.3 to 3Vcc+0.3	V
	Input Voltage (5V tolerance)	-0.3 to 5.5	V
TA	Operating Temperature	0 to +70	°C
TSTG	Storage Temperature	-55 to +150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### 22.2 DC CHARACTERISTICS

(T<sub>A</sub> = 0°C to +70°C, V<sub>DD</sub> = 3.3V ± 5%, V<sub>SS</sub> = 0V)


PARAMETER	SYM	MIN	TYP	MAX.	UNIT	CONDITIONS
Battery Quiescent Current	I <sub>BAT</sub>			2.4	µA	V <sub>BAT</sub> = 2.5 V
ACPI Stand-by Power Supply Quiescent Current	I <sub>VSB</sub>			8.0	mA	V <sub>SB</sub> = 3.3 V, All ACPI pins are not connected.
VCC Quiescent Current	I <sub>VCC</sub>			25	mA	V <sub>SB</sub> = 3.3 V V <sub>CC</sub> (AVCC)= 3.3 V LRESET = High IOCLK = 48MHz CASEOPEN Pull-Up to V <sub>BAT</sub>
V <sub>TT</sub> Quiescent Current	I <sub>VTT</sub>			1	mA	V <sub>SB</sub> = 3.3 V V <sub>CC</sub> (AVCC)= 3.3 V V <sub>TT</sub> = 1.2V LRESET = High IOCLK = 48MHz CASEOPEN Pull-Up to V <sub>BAT</sub>
AIN – Analog input						
AOUT – Analog output						
IN <sub>tp3</sub> – 3.3V TTL-level input pin						

PARAMETER	SYM	MIN	TYP	MAX.	UNIT	CONDITIONS
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0			V	
Input High Leakage	I <sub>LIH</sub>			+10	µA	V <sub>IN</sub> = 3.3V
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0 V
<b>IN<sub>tsp3</sub> – 3.3V TTL-level, Schmitt-trigger input pin</b>						
Input Low Threshold Voltage	V <sub>t-</sub>	0.5	0.8	1.1	V	V <sub>CC</sub> = 3.3 V
Input High Threshold Voltage	V <sub>t+</sub>	1.6	2.0	2.4	V	V <sub>CC</sub> = 3.3 V
Hystersis	V <sub>TH</sub>	0.5	1.2		V	V <sub>CC</sub> = 3.3 V
Input High Leakage	I <sub>LIH</sub>			+10	µA	V <sub>IN</sub> = 3.3 V
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0 V
<b>IN<sub>gp5</sub> – 5V GTL-level input pin</b>						
Input Low Voltage	V <sub>IL</sub>		0.72		V	
Input High Voltage	V <sub>IH</sub>		0.72		V	
Input High Leakage	I <sub>LIH</sub>			+10	µA	V <sub>IN</sub> = 3.3V
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0 V
<b>IN<sub>tp5</sub> – 5V TTL-level input pin</b>						
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0			V	
Input High Leakage	I <sub>LIH</sub>			+10	µA	V <sub>IN</sub> = 3.3V
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0 V
<b>IN<sub>tscup5</sub> – 5V TTL-level, Schmitt-trigger input buffer with controllable pull-up</b>						
Input Low Threshold Voltage	V <sub>t-</sub>	0.5	0.8	1.1	V	V <sub>CC</sub> = 3.3 V
Input High Threshold Voltage	V <sub>t+</sub>	1.6	2.0	2.4	V	V <sub>CC</sub> = 3.3 V
Hystersis	V <sub>TH</sub>	0.5	1.2		V	V <sub>CC</sub> = 3.3 V
Input High Leakage	I <sub>LIH</sub>			+10	µA	V <sub>IN</sub> = 3.3 V
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0 V
<b>IN<sub>tsp5</sub> – 5V TTL-level, Schmitt-trigger input pin</b>						
Input Low Threshold Voltage	V <sub>t-</sub>	0.5	0.8	1.1	V	V <sub>CC</sub> = 3.3 V
Input High Threshold Voltage	V <sub>t+</sub>	1.6	2.0	2.4	V	V <sub>CC</sub> = 3.3 V
Hystersis	V <sub>TH</sub>	0.5	1.2		V	V <sub>CC</sub> = 3.3 V
Input High Leakage	I <sub>LIH</sub>			+10	µA	V <sub>IN</sub> = 3.3 V
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0 V
<b>IN<sub>tdp5</sub> – 5V TTL-level input pin with internal pull-down resistor</b>						
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0			V	

PARAMETER	SYM	MIN	TYP	MAX.	UNIT	CONDITIONS
Input High Leakage	I <sub>LH</sub>			+10	µA	V <sub>IN</sub> = 3.3V
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0 V
<b>O8 – Output pin with 8mA source-sink capability</b>						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -8 mA
<b>OD8 – Open-drain output pin with 8mA sink capability</b>						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA
<b>O12 – Output pin with 12mA source-sink capability</b>						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -12 mA
<b>OD12 – Open-drain output pin with 12mA sink capability</b>						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
<b>O24 – Output pin with 24mA source-sink capability</b>						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 24 mA
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -24 mA
<b>OD24 – Open-drain output pin with 24mA sink capability</b>						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 24 mA
<b>O48 – Output pin with 48mA source-sink capability</b>						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 48 mA
<b>I/O<sub>v3</sub> – Bi-direction pin with source capability of 6 mA and sink capability of 1 mA for INTEL® PECL</b>						
Input Low Voltage	V <sub>IL</sub>	0.275*V <sub>tt</sub>		0.5*V <sub>tt</sub>	V	
Input High Voltage	V <sub>IH</sub>	0.55*V <sub>tt</sub>		0.725*V <sub>tt</sub>	V	
Output Low Voltage	V <sub>OL</sub>			0.25*V <sub>tt</sub>	V	
Output High Voltage	V <sub>OH</sub>	0.75*V <sub>tt</sub>			V	
Hysteresis	V <sub>Hys</sub>	0.1*V <sub>tt</sub>			V	
<b>O12cu – Output pin 12mA source-sink capability with controllable pull-up</b>						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -12 mA
<b>OD12cu – Open-drain 12mA sink capability output pin with controllable pull-up</b>						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA

## 23. AC CHARACTERISTICS


### 23.1 Power On / Off Timing




	T1	T2	T3	T4
<b>IDEAL TIMING</b>	48ms~66ms	Over 64ms at least	< 10ns	15ms~32ms

## 23.2 AC Power Failure Resume Timing

- (1) Logical Device A, CR [E4h] bits [6:5] =00 means “OFF” state  
 (“OFF” means the system is always turned off after the AC power loss recovered.)




(2) Logical Device A, CR [E4h] bits [6:5]=01 means “ON” state.  
 (“ON” means the system is always turned on after AC power loss recovered.)



**\*\* What's the definition of former state at AC power failure?**


- 1) The previous state is "ON"

VCC falls to 2.6V and SLP\_S3# keeps at VIH 2.0V



- 2) The previous state is "OFF"

VCC fall to 2.6V and SLP\_S3# keeps at VIL 0.8V



To ensure that VCC does not fall faster than VSB in various ATX Power Supplies, the NCT6779D adds the option of "user define mode" for the pre-defined state before AC power failure. BIOS can set the pre-defined state for the system to be "On" or "Off". According to this setting, the system chooses the state after the AC power recovery.

Please refer to the descriptions of bit 6~5 of CR E4h and bit 4 of CR E6h in Logical Device A.

#### CR E4h


BIT	READ/WRITE	DESCRIPTION
6~5	R / W	Power-loss control bits => (VBAT) 0 0: System always turns off when it returns from power-loss state. 0 1: System always turns on when it returns from power-loss state. 1 0: System turns off / on when it returns from power-loss state depending on the state before the power loss. 1 1: User defines the resuming state before power loss.(refer to Logic Device A, CRE6[4])

#### CR E6h

BIT	READ/WRITE	DESCRIPTION
4	R / W	Power loss Last State Flag. (VBAT) 0: ON 1: OFF

### 23.3 Clock Input Timing


PARAMETER	48MHZ / 24MHZ		UNIT
	MIN	MAX	
Cycle to cycle jitter		300/500	ps
Duty cycle	45	55	%




PARAMETER	DESCRIPTION	48MHZ / 24MHZ			UNIT
		MIN	TYP	MAX	
$t_1$	Clock cycle time		20.8 / 41.7		ns
$t_2$	Clock high time/low time	9 / 19	10 / 21		ns
$t_3$	Clock rising time/falling time (0.4V~2.4V)			3	ns

### 23.4 PECL Timing

SST / PECL




SST / PECL



SYMBOL		MIN	TYP	MAX	UNITS
$t_{BIT}$	Client	0.495		500	$\mu s$
	Originator	0.495		250	
$t_{H1}$		0.6	3/4	0.8	$\times t_{BIT}$
$t_{H0}$		0.2	1/4	0.4	$\times t_{BIT}$

## 23.5 SMBus Timing




### 23.6 UART/Parallel Port


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Delay from Stop to Set Interrupt	TSINT		9/16		Baud Rate
Delay from <u>IOR</u> Reset Interrupt	TRINT		9	1000	nS
Delay from Initial IRQ Reset to Transmit Start	TIRS		1/16	8/16	Baud Rate
Delay from to Reset interrupt	THR			175	nS
Delay from Initial <u>IOW</u> to interrupt	TSI		9/16	16/16	Baud Rate
Delay from Stop to Set Interrupt	TSTI			8/16	Baud Rate
Delay from <u>IOR</u> to Reset Interrupt	TIR		8	250	nS
Delay from <u>IOR</u> to Output	TMWO		6	200	nS
Set Interrupt Delay from Modem Input	TSIM		18	250	nS
Reset Interrupt Delay from <u>IOR</u>	TRIM		9	250	nS
Baud Divisor	N	100 pF Loading		$2^{16}-1$	

UART Receiver Timing

Receiver Timing




UART Transmitter Timing



### 23.7 Modem Control Timing

Modem Control Timing

MODEM Control Timing




### 23.8 Parallel Port Mode Parameters

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT
PD0-7, INDEX, STROBE, AUTOFD Delay from IOW	t1			100	nS
IRQ Delay from ACK, nFAULT	t2			60	nS
IRQ Delay from IOW	t3			105	nS
IRQ Active Low in ECP and EPP Modes	t4	200		300	nS

ERROR Active to IRQ Active	t5			105	nS
PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT
PD0-7, INDEX, STROBE, AUTOFD Delay from IOW	t1			100	nS
IRQ Delay from ACK, nFAULT	t2			60	nS
IRQ Delay from IOW	t3			105	nS
IRQ Active Low in ECP and EPP Modes	t4	200		300	nS
ERROR Active to IRQ Active	t5			105	nS

### 23.8.1 Parallel Port Timing

Parallel Port Timing




### 23.8.2 EPP Data or Address Read Cycle Timing Parameters

PARAMETER	SYM.	MIN.	MAX.	UNIT
WAIT Asserted to WRITE Deasserted	t14	0	185	nS
Deasserted to WRITE Modified	t15	60	190	nS
WAIT Asserted to PD Hi-Z	t17	60	180	nS
Command Asserted to PD Valid	t18	0		nS
Command Deasserted to PD Hi-Z	t19	0		nS
WAIT Deasserted to PD Drive	t20	60	190	nS
WRITE Deasserted to Command	t21	1		nS
PBDIR Set to Command	t22	0	20	nS
PD Hi-Z to Command Asserted	t23	0	30	nS
Asserted to Command Asserted	t24	0	195	nS
WAIT Deasserted to Command Deasserted	t25	60	180	nS
Time out	t26	10	12	nS
PD Valid to WAIT Deasserted	t27	0		nS
PD Hi-Z to WAIT Deasserted	t28	0		μS
PARAMETER	SYM.	MIN.	MAX.	UNIT
Ax Valid to IOR Asserted	t1	40		nS
IOCHRDY Deasserted to IOR Deasserted	t2	0		nS
IOR Deasserted to Ax Valid	t3	10	10	nS
IOR Deasserted to IOW or IOR Asserted	t4	40		
IOR Asserted to IOCHRDY Asserted	t5	0	24	nS
PD Valid to SD Valid	t6	0	75	nS
IOR Deasserted to SD Hi-Z (Hold Time)	t7	0	40	μS
SD Valid to IOCHRDY Deasserted	t8	0	85	nS
WAIT Deasserted to IOCHRDY Deasserted	t9	60	160	nS
PD Hi-Z to PDBIR Set	t10	0		nS
WRITE Deasserted to IOR Asserted	t13	0		nS
WAIT Asserted to WRITE Deasserted	t14	0	185	nS
Deasserted to WRITE Modified	t15	60	190	nS
IOR Asserted to PD Hi-Z	t16	0	50	nS
WAIT Asserted to PD Hi-Z	t17	60	180	nS
Command Asserted to PD Valid	t18	0		nS
Command Deasserted to PD Hi-Z	t19	0		nS
WAIT Deasserted to PD Drive	t20	60	190	nS

PARAMETER	SYM.	MIN.	MAX.	UNIT
WRITE Deasserted to Command	t21	1		nS
PBDIR Set to Command	t22	0	20	nS
PD Hi-Z to Command Asserted	t23	0	30	nS
Asserted to Command Asserted	t24	0	195	nS
WAIT Deasserted to Command Deasserted	t25	60	180	nS
Time out	t26	10	12	nS
PD Valid to WAIT Deasserted	t27	0		nS
PD Hi-Z to WAIT Deasserted	t28	0		μS


### 23.8.3 EPP Data or Address Read Cycle (EPP Version 1.9)

EPP Data or Address Read Cycle (EPP Version 1.9)



### 23.8.4 EPP Data or Address Read Cycle (EPP Version 1.7)

## EPP Data or Address Read Cycle (EPP Version 1.7)




### 23.8.5 EPP Data or Address Write Cycle Timing Parameters

PARAMETER	SYM.	MIN.	MAX.	UNIT
PBDIR Low to <u>WRITE</u> Asserted	t10	0		nS
<u>WAIT</u> Asserted to <u>WRITE</u> Asserted	t11	60	185	nS
<u>WAIT</u> Asserted to <u>WRITE</u> Change	t12	60	185	nS
<u>WAIT</u> Asserted to PD Invalid	t14	0		nS
PD Invalid to Command Asserted	t15	10		nS
<u>WAIT</u> Asserted to Command Asserted	t17	60	210	nS
<u>WAIT</u> Deasserted to Command Deasserted	t18	60	190	nS
Command Asserted to <u>WAIT</u> Deasserted	t19	0	10	μS
Time out	t20	10	12	μS
Command Deasserted to <u>WAIT</u> Asserted	t21	0		nS
PARAMETER	SYM.	MIN.	MAX.	UNIT
Ax Valid to <u>IOW</u> Asserted	t1	40		nS
SD Valid to Asserted	t2	10		nS
<u>IOW</u> Deasserted to Ax Invalid	t3	10		nS
<u>WAIT</u> Deasserted to IOCHRDY Deasserted	t4	0		nS
Command Asserted to <u>WAIT</u> Deasserted	t5	10		nS
<u>IOW</u> Deasserted to <u>IOW</u> or <u>IOR</u> Asserted	t6	40		nS
IOCHRDY Deasserted to <u>IOW</u> Deasserted	t7	0	24	nS
<u>WAIT</u> Asserted to Command Asserted	t8	60	160	nS
<u>IOW</u> Asserted to <u>WAIT</u> Asserted	t9	0	70	nS
PBDIR Low to <u>WRITE</u> Asserted	t10	0		nS
<u>WAIT</u> Asserted to <u>WRITE</u> Asserted	t11	60	185	nS
<u>WAIT</u> Asserted to <u>WRITE</u> Change	t12	60	185	nS
<u>IOW</u> Asserted to PD Valid	t13	0	50	nS
<u>WAIT</u> Asserted to PD Invalid	t14	0		nS
PD Invalid to Command Asserted	t15	10		nS
<u>IOW</u> to Command Asserted	t16	5	35	nS
<u>WAIT</u> Asserted to Command Asserted	t17	60	210	nS
<u>WAIT</u> Deasserted to Command Deasserted	t18	60	190	nS
Command Asserted to <u>WAIT</u> Deasserted	t19	0	10	μS
Time out	t20	10	12	μS
Command Deasserted to <u>WAIT</u> Asserted	t21	0		nS

PARAMETER	SYM.	MIN.	MAX.	UNIT
IOW Deasserted to <u>WRITE</u> Deasserted and PD invalid	t22	0		nS
<u>WRITE</u> to Command Asserted	t16	5	35	nS


### 23.8.6 EPP Data or Address Write Cycle (EPP Version 1.9)

EPP Data or Address Write Cycle (EPP Version 1.9)



### 23.8.7 EPP Data or Address Write Cycle (EPP Version 1.7)


## EPP Data or Address Write Cycle (EPP Version 1.7)



## 23.8.8 Parallel Port FIFO Timing Parameters

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DATA Valid to nSTROBE Active	t1	600		nS
nSTROBE Active Pulse Width	t2	600		nS
DATA Hold from nSTROBE Inactive	t3	450		nS
BUSY Inactive to PD Inactive	t4	80		nS
BUSY Inactive to nSTROBE Active	t5	680		nS
nSTROBE Active to BUSY Active	t6		500	nS

### 23.8.9 Parallel FIFO Timing




### 23.8.10 ECP Parallel Port Forward Timing Parameters

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
nAUTOFD Valid to nSTROBE Asserted	t1	0	60	nS
PD Valid to nSTROBE Asserted	t2	0	60	nS
BUSY Deasserted to nAUTOFD Changed	t3	80	180	nS
BUSY Deasserted to PD Changed	t4	80	180	nS
nSTROBE Deasserted to BUSY Deasserted	t5	0		nS
BUSY Deasserted to nSTROBE Asserted	t6	80	200	nS
nSTROBE Asserted to BUSY Asserted	t7	0		nS
BUSY Asserted to nSTROBE Deasserted	t8	80	180	nS

### 23.8.11ECP Parallel Port Forward Timing

ECP Parallel Port Forward Timing




### 23.8.12ECP Parallel Port Reverse Timing Parameters

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
PD Valid to nACK Asserted	t1	0		nS
nAUTOFD Deasserted to PD Changed	t2	0		nS
nAUTOFD Asserted to nACK Asserted	t3	0		nS
nAUTOFD Deasserted to nACK Deasserted	t4	0		nS
nACK Deasserted to nAUTOFD Asserted	t5	80	200	nS
PD Changed to nAUTOFD Deasserted	t6	80	200	nS

### 23.8.13ECP Parallel Port Reverse Timing

ECP Parallel Port Reverse Timing




### 23.8.14KBC Timing Parameters


NO.	DESCRIPTION	MIN.	MAX.	UNIT
T1	Address Setup Time from WRB	0		nS
T2	Address Setup Time from RDB	0		nS
T3	WRB Strobe Width	20		nS
T4	RDB Strobe Width	20		nS
T5	Address Hold Time from WRB	0		nS
T6	Address Hold Time from RDB	0		nS
T7	Data Setup Time	50		nS
T8	Data Hold Time	0		nS
T9	Gate Delay Time from WRB	10	30	nS
T10	RDB to Drive Data Delay		40	nS
T11	RDB to Floating Data Delay	0	20	nS
T12	Data Valid After Clock Falling (SEND)		4	μS
T13	K/B Clock Period	20		μS
T14	K/B Clock Pulse Width	10		μS
T15	Data Valid Before Clock Falling (RECEIVE)	4		μS
T16	K/B ACK After Finish Receiving	20		μS
T19	Transmit Timeout		2	mS
T20	Data Valid Hold Time	0		μS
T21	Input Clock Period (6–16 Mhz)	63	167	nS

NO.	DESCRIPTION	MIN.	MAX.	UNIT
T22	Duration of CLK inactive	30	50	μS
T23	Duration of CLK active	30	50	μS
T24	Time from inactive CLK transition, used to time when the auxiliary device sample DATA	5	25	μS
T25	Time of inhibit mode	100	300	μS
T26	Time from rising edge of CLK to DATA transition	5	T28-5	μS
T27	Duration of CLK inactive	30	50	μS
T28	Duration of CLK active	30	50	μS
T29	Time from DATA transition to falling edge of CLK	5	25	μS

### 23.8.15 Writing Cycle Timing




### 23.8.16 Read Cycle Timing




### 23.8.17 Send Data to K/B

Send Data to K/B




### 23.8.18 Receive Data from K/B

Receive Data from K/B




**23.8.19 Input Clock**


Input Clock

**23.8.20 Send Data to Mouse**

Send Data to Mouse

**23.8.21 Receive Data from Mouse**

Receive Data from Mouse




## 23.9 GPIO Timing Parameters

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$t_{WGO}$	Write data to GPIO update		300(Note 1)	ns

Note: Refer to Microprocessor Interface Timing for Read Timing.

### 23.9.1 GPIO Write Timing

GPIO Write Timing diagram



## 24. TOP MARKING SPECIFICATIONS



1st line: Nuvoton logo

2nd line: part number NCT6779D

3rd line: wafer production series lot number 28201234

4th line: tracking code 123G9AFA

123: packages made in 2011, week 23

G: assembly house ID; G means GR, A means ASE, etc.

9: code version; 9 means code 009



A: IC revision; A means version A; B means version B, and C means version C

FA: Nuvoton internal use.

## 25. ORDERING INFORMATION

PART NUMBER	PACKAGE TYPE	PRODUCTION FLOW
NCT6779D	128Pin LQFP (Green package)	Commercial, 0°C to +70°C

## 26. PACKAGE SPECIFICATION



COTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.60	—	—	0.063
A1	0.05	—	0.15	0.002	—	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
HD	16.00	BSC.	—	0.630	BSC.	—
D	14.00	BSC.	—	0.551	BSC.	—
HE	16.00	BSC.	—	0.630	BSC.	—
E	14.00	BSC.	—	0.551	BSC.	—
b	0.13	0.16	0.23	0.005	0.006	0.009
e	0.40 BSC.			0.016 BSC.		
θ	0°	3.5°	7°	0°	3.5°	7°
c	0.09	—	0.20	0.004	—	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L <sub>1</sub>	1.00 REF			0.039 REF		
y	—	—	0.1	—	—	0.004

128-pin LQFP (14mm x 14mm x 1.4mm)

## 27. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
0.3	06/27/2011	N.A.	Draft datasheet to define features and pin configuration
0.4	09/15/2011	N.A	Full datasheet
1.0	03/29/2012	P.290	Correct typos in the chapter 20 PORT80 TO UART

### Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

---

*Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*