

Category	Name	Instruction syntax	Meaning	Format/opcode/funct			Notes/Encoding
Arithmetic	Add	add \$d,\$s,\$t	\$d = \$s + \$t	R	0	20 ₁₆	adds two registers, executes a trap on overflow <div>000000ss sssttttt ddddd--- --100000</div>
	Add unsigned	addu \$d,\$s,\$t	\$d = \$s + \$t	R	0	21 ₁₆	as above but ignores an overflow <div>000000ss sssttttt ddddd--- --100001</div>
	Subtract	sub \$d,\$s,\$t	\$d = \$s - \$t	R	0	22 ₁₆	subtracts two registers, executes a trap on overflow <div>000000ss sssttttt ddddd--- --100010</div>
	Subtract unsigned	subu \$d,\$s,\$t	\$d = \$s - \$t	R	0	23 ₁₆	as above but ignores an overflow <div>000000ss sssttttt ddddd000 00100011</div>
	Add immediate	addi \$t,\$s,C	\$t = \$s + C (signed)	I	8 ₁₆	-	Used to add sign-extended constants (and also to copy one register to another: addi \$1, \$2, 0), executes a trap on overflow <div>001000ss sssttttt cccccccc cccccccc</div>
	Add immediate unsigned	addiu \$t,\$s,C	\$t = \$s + C (unsigned)	I	9 ₁₆	-	as above but ignores an overflow <div>001001ss sssttttt cccccccc cccccccc</div>
							Multiplies two registers and puts the 64-bit result in two special memory spots - LO and HI. Alternatively, one could say the result of this operation is:

Multiply	<code>mult \$s,\$t</code>	$LO = ((\$s * \$t) \ll 32) \gg 32;$ $HI = (\$s * \$t) \gg 32;$	R	0	18_{16}	<div>(int HI,int LO) = (64-bit) \$s * \$t</div> <p>. See mfhi and mflo for accessing LO and HI regs.</p>
Multiply unsigned	<code>multu \$s,\$t</code>	$LO = ((\$s * \$t) \ll 32) \gg 32;$ $HI = (\$s * \$t) \gg 32;$	R	0	19_{16}	<p>Multiplies two registers and puts the 64-bit result in two special memory spots - LO and HI. Alternatively, one could say the result of this operation is:</p> <div>(int HI,int LO) = (64-bit) \$s * \$t</div> <p>. See mfhi and mflo for accessing LO and HI regs.</p>
Divide	<code>div \$s, \$t</code>	$LO = \$s / \$t \quad HI = \$s \% \t	R	0	$1A_{16}$	Divides two registers and puts the 32-bit integer result in LO and the remainder in HI. ^[36]
Divide unsigned	<code>divu \$s, \$t</code>	$LO = \$s / \$t \quad HI = \$s \% \t	R	0	$1B_{16}$	Divides two registers and puts the 32-bit integer result in LO and the remainder in HI.
Load word	<code>lw \$t,C(\$s)</code>	$\$t = \text{Memory}[\$s + C]$	I	23_{16}	-	loads the word stored from: MEM[\$s+C] and the following 3 bytes.
Load halfword	<code>lh \$t,C(\$s)</code>	$\$t = \text{Memory}[\$s + C] \text{ (signed)}$	I	21_{16}	-	loads the halfword stored from: MEM[\$s+C] and the following byte. Sign is extended to width of register.
Load halfword unsigned	<code>lhu \$t,C(\$s)</code>	$\$t = \text{Memory}[\$s + C] \text{ (unsigned)}$	I	25_{16}	-	As above without sign extension.
Load byte	<code>lb \$t,C(\$s)</code>	$\$t = \text{Memory}[\$s + C] \text{ (signed)}$	I	20_{16}	-	loads the byte stored from: MEM[\$s+C].
Load byte unsigned	<code>lbu \$t,C(\$s)</code>	$\$t = \text{Memory}[\$s + C] \text{ (unsigned)}$	I	24_{16}	-	As above without sign extension.
						stores a word into: MEM[\$s+C]

Data Transfer	Store word	sw \$t,C(\$s)	Memory[\$s + C] = \$t	I	2B ₁₆	-	and the following 3 bytes. The order of the operands is a large source of confusion.
	Store half	sh \$t,C(\$s)	Memory[\$s + C] = \$t	I	29 ₁₆	-	stores the least-significant 16-bit of a register (a halfword) into: MEM[\$s+C].
	Store byte	sb \$t,C(\$s)	Memory[\$s + C] = \$t	I	28 ₁₆	-	stores the least-significant 8-bit of a register (a byte) into: MEM[\$s+C].
	Load upper immediate	lui \$t,C	\$t = C << 16	I	F ₁₆	-	loads a 16-bit immediate operand into the upper 16-bits of the register specified. Maximum value of constant is 2 ¹⁶ -1
	Move from high	mfhi \$d	\$d = HI	R	0	10 ₁₆	Moves a value from HI to a register. Do not use a multiply or a divide instruction within two instructions of mfhi (that action is undefined because of the MIPS pipeline).
	Move from low	mflo \$d	\$d = LO	R	0	12 ₁₆	Moves a value from LO to a register. Do not use a multiply or a divide instruction within two instructions of mflo (that action is undefined because of the MIPS pipeline).
	Move from Control Register	mfcZ \$t, \$d	\$t = Coprocessor[Z].ControlRegister[\$d]	R	0		Moves a 4 byte value from Coprocessor Z Control register to a general purpose register. Sign extension.
	Move to Control Register	mtcZ \$t, \$d	Coprocessor[Z].ControlRegister[\$d] = \$t	R	0		Moves a 4 byte value from a general purpose register to a Coprocessor Z Control register. Sign extension.
	And	and \$d,\$s,\$t	\$d = \$s & \$t	R	0	24 ₁₆	Bitwise and <div style="border: 1px dashed black; padding: 2px; display: inline-block;"> 000000ss sssttttt dddd--- --100100 </div>

Logical	And immediate	andi \$t,\$s,C	\$t = \$s & C	I	C ₁₆	-	Leftmost 16 bits are padded with 0s <div>001100ss sssttttt cccccccc cccccccc</div>
	Or	or \$d,\$s,\$t	\$d = \$s \$t	R	0	25 ₁₆	Bitwise or
	Or immediate	ori \$t,\$s,C	\$t = \$s C	I	D ₁₆	-	Leftmost 16 bits are padded with 0s
	Exclusive or	xor \$d,\$s,\$t	\$d = \$s ^ \$t	R	0	26 ₁₆	
	Nor	nor \$d,\$s,\$t	\$d = ~ (\$s \$t)	R	0	27 ₁₆	Bitwise nor
	Set on less than	slt \$d,\$s,\$t	\$d = (\$s < \$t)	R	0	2A ₁₆	Tests if one register is less than another.
	Set on less than unsigned	sltu \$d,\$s,\$t	\$d = (\$s < \$t)	R	0	2B ₁₆	Tests if unsigned integer in one register is less than another.
Bitwise Shift	Set on less than immediate	slti \$t,\$s,C	\$t = (\$s < C)	I	A ₁₆	-	Tests if one register is less than a constant.
	Shift left logical immediate	sll \$d,\$t,shamt	\$d = \$t << shamt	R	0	0	shifts shamt number of bits to the left (multiplies by 2^{shamt})
	Shift right logical immediate	srl \$d,\$t,shamt	\$d = \$t >> shamt	R	0	2 ₁₆	shifts shamt number of bits to the right - zeros are shifted in (divides by 2^{shamt}). Note that this instruction only works as division of a two's complement number if the value is positive.
	Shift right arithmetic immediate	sra \$d,\$t,shamt	$\$d = \$t \gg \text{shamt} + \left(\sum_{n=1}^{\text{shamt}} 2^{32-n} \right) \cdot (\$t \gg 31)$	R	0	3 ₁₆	shifts shamt number of bits - the sign bit is shifted in (divides a positive or even 2's complement number by 2^{shamt})
Bitwise Shift	Shift left logical	sllv \$d,\$t,\$s	\$d = \$t << \$s	R	0	4 ₁₆	shifts \$s number of bits to the left (multiplies by $2^{\$s}$)

	Shift right logical	sr1v \$d,\$t,\$s	$\$d = \$t \gg \$s$	R	0	6 ₁₆	shifts $\$s$ number of bits to the right - zeros are shifted in (divides by $2^{\$s}$). Note that this instruction only works as division of a two's complement number if the value is positive.
	Shift right arithmetic	sra1v \$d,\$t,\$s	$\$d = \$t \gg \$s + \left(\sum_{n=1}^{\$s} 2^{32-n} \right) \cdot (\$t \gg 31)$	R	0	7 ₁₆	shifts $\$s$ number of bits - the sign bit is shifted in (divides a positive or even 2's complement number by $2^{\$s}$)
Conditional branch	Branch on equal	beq \$s,\$t,C	if (\$s == \$t) go to PC+4+4*C	I	4 ₁₆	-	Goes to the instruction at the specified address if two registers are equal. <div style="border: 1px dashed black; padding: 2px; margin-top: 5px;">000100ss sssttttt cccccccc cccccccc</div>
	Branch on not equal	bne \$s,\$t,C	if (\$s != \$t) go to PC+4+4*C	I	5 ₁₆	-	Goes to the instruction at the specified address if two registers are <i>not</i> equal.
Unconditional jump	Jump	j C	PC = PC+4[31:28] . C*4	J	2 ₁₆	-	Unconditionally jumps to the instruction at the specified address.
	Jump register	jr \$s	goto address \$s	R	0	8 ₁₆	Jumps to the address contained in the specified register
	Jump and link	jal C	$\$31 = PC + 4; PC = PC+4[31:28] . C*4$	J	3 ₁₆	-	For procedure call - used to call a subroutine, \$31 holds the return address; returning from a subroutine is done by: jr \$31. Return address is PC + 8, not PC + 4 due to the use of a branch delay slot which forces the instruction after the jump to be executed

Note: In MIPS assembly code, the offset for branching instructions can be represented by a label elsewhere in the code.