


Hacettepe University	Department of Computer Engineering
BBM234 Computer Organization Spring 2021	Instructor: Prof. Dr. Suleyman TOSUN
Homework 1 Solutions	
Assigned date: 28.03.2021	Submission deadline: 05.04.2021 at 13:59:59 via submit.cs.hacettepe.edu.tr

Q1. Consider the ALU given below. This ALU has N-bit A and B inputs and 3-bit F input to control the operation mode of the ALU. It outputs N-bit output Y based on the selected operation. We would like to add more functionality to this ALU.

[25 pts] Add three 1-bit outputs to the ALU: *LT* (it is 1 when A is less than B), *EQ* (it is 1 when A is equal to B), and *GT* (it is 1 when A is greater than B).

Show your additional circuits on the ALU and explain them for full credit.



$F_{2:0}$	Function
000	$A \& B$
001	$A B$
010	$A + B$
011	not used
100	$A \& \sim B$
101	$A \sim B$
110	$A - B$
111	SLT

Note that multiple solutions are possible. All correct implementations will be accepted.

SOLUTION 1 (*LT*, *GT*, *EQ* irrespective of *F*):

Consider all possible combinations of sign bits:


A_{N-1}	B_{N-1}	Interpretation	Solution
0	0	$A \geq 0 \text{ AND } B \geq 0$	Use signed comparator
0	1	$A \geq 0 \text{ AND } B < 0$	$A > B$
1	0	$A < 0 \text{ AND } B \geq 0$	$A < B$
1	1	$A < 0 \text{ AND } B < 0$	Use signed comparator with a twist

In case A and B are negative numbers, simply flip their most significant bit (flipping the bits has no effect). We can use a single comparator to perform both kinds of comparisons if we add a control signal S to tell the comparator whether to do unsigned ($S=0$) or 2's complement ($S=1$) comparison based on the most significant bits of A and B.

One way to reason about the solution if we implement the comparator using an adder to get A - B:

- **Case EQ = 1:** A - B = 0 (result from the comparator is zero)
 - **Verilog:** `assign EQ = ~|result;`
- **Case LT = 1:** ($A_{N-1} = 1$ AND $B_{N-1} = 0$) OR ($A_{N-1} = B_{N-1}$ and $A - B < 0$)
 - **Verilog:** `assign LT = (A[N-1]&~B[N-1]) | (result[N-1] & (A[N-1]~^B[N-1]));`
- **Case GT = 1:** EQ = 0 AND LT = 0
 - **Verilog:** `assign GT = (~LT & ~EQ);`

A possible implementation using adder, MUX, and some logic gates:




SOLUTION 2 (Taking $F_{2:0}=110$, so $Y = A - B$) - This solution will also be accepted:

When $F_{2:0}=110$, ALU will perform subtraction, so $Y = A - B$

- **Case EQ = 1:** $Y = 0$
 - **Verilog:** `assign EQ = ~|Y;`
- **Case LT = 1:** $Y_{N-1} = 1$, the most significant bit of Y is 1, the result is negative, so $A < B$
 - **Verilog:** `assign LT = Y[N-1];`
- **Case GT = 1:** EQ = 0 AND LT = 0
 - **Verilog:** `assign GT = (~LT & ~EQ); or assign GT = ~ (LT | EQ);`

A possible implementation of solution 2 using some additional logic gates:



Q2.

(a) [9 pts] For 8-bit signed integer $x = 0xA2$, do the following calculations. Write your results in decimal.

$$x \gg 4 = \boxed{10}$$

Logical shift $\gg 4$
 10100010
 01010001
 00101000
 00010100
 00001010

$$x \ll 4 = \boxed{32}$$


Logical shift $\ll 4$
 10100010
 01000100
 10001000
 00010000
 00100000

$$x \ggg 4 = \boxed{-6}$$


Arithmetic shift $\gg 4$
 10100010
 11010001
 11101000
 11110100
 11111010

(b) [16 pts] Below you will implement a logical and arithmetic shifter. The output Y will be the input A shifted by 0 to 3 bits depending on the value of the 2-bit shift amount $shamt_{1:0}$. For both shifters, when $shamt_{1:0} = 00$, $Y = A$.

Logical Right Shift




Arithmetic Right Shift




Q3. [25 pts] Write the machine code for the instructions given in bold. Indicate their instruction type, fill the binary machine code by showing the corresponding fields, and write their hexadecimal values into the boxes.


Address	Instruction	Opcode or funct	Register numbers
0x90	fact:	addi \$sp, \$sp, -8	
0x94	sw \$a0, 4(\$sp)	#opcode: 0x2B	a0: 4, sp: 29
0x98	sw \$ra, 0(\$sp)		
0x9C	addi \$t0, \$0, 2		
0xA0	slt \$t0, \$a0, \$t0		
0xA4	beq \$t0, \$0, else	#opcode: 0x04	t0: 8
0xA8	addi \$v0, \$0, 1		
0xAC	addi \$sp, \$sp, 8		
0xB0	jr \$ra	#funct: 0x08	ra: 31
0xB4	else:	addi \$a0, \$a0, -1	
0xB8	jal fact	#opcode: 0x03	
0xBC	lw \$ra, 0(\$sp)		
0xC0	lw \$a0, 4(\$sp)		
0xC4	addi \$sp, \$sp, 8		
0xC8	mul \$v0, \$a0, \$v0		
0xCC	jr \$ra		



Instruction	Type	Binary Code	Hex code
sw \$a0, 4(\$sp)	I-type	101011111010010000000000000000100	0xAFA40004



Instruction	Type	Binary Code	Hex code
beq \$t0, \$0, else	I-type	00010001000000000000000000000011	0x11000003



Instruction	Type	Binary Code	Hex code
jr \$ra	R-type	00000011111000000000000000000000001000	0x03E00008



Instruction	Type	Binary Code	Hex code
jal fact	J-type	00001100000000000000000000000000100100	0x0c000024

Q4. [25 pts] You have four instructions stored in the memory as given in the following table:

Instructions	Address	Instruction
Inst1	0x00400000	0x3308FFF8
Inst2	0x00400004	0x12000002
Inst3	0x00400008	0x01098020
Inst4	0x0040000C	0x08100001
Inst5	0x00400010	---

- a) Write the binary values for each instruction. Clearly show which bits corresponds to which field in the instruction format (opcode, rs, rt, rd, etc.).

Instructions		Instruction format																																
0x3308FFF8		ANDI rt, rs, immediate [I-type] Binary: 0011001100001000111111111111000 <table border="1"> <tr> <td>31</td><td>26 25</td><td>21 20</td><td>16 15</td><td>0</td></tr> <tr> <td>ANDI</td><td>t8</td><td>t0</td><td>immediate</td><td></td></tr> <tr> <td>001100</td><td>11000</td><td>01000</td><td>111111111111000</td><td></td></tr> <tr> <td>6</td><td>5</td><td>5</td><td>16</td><td></td></tr> </table>					31	26 25	21 20	16 15	0	ANDI	t8	t0	immediate		001100	11000	01000	111111111111000		6	5	5	16									
31	26 25	21 20	16 15	0																														
ANDI	t8	t0	immediate																															
001100	11000	01000	111111111111000																															
6	5	5	16																															
0x12000002		BEQ rs, rt, offset [I-type], Binary: 0001001000000000000000000000000010 <table border="1"> <tr> <td>31</td><td>26 25</td><td>21 20</td><td>16 15</td><td>0</td></tr> <tr> <td>BEQ</td><td>s0</td><td>zero</td><td>offset</td><td></td></tr> <tr> <td>000100</td><td>10000</td><td>00000</td><td>000000000000000010</td><td></td></tr> <tr> <td>6</td><td>5</td><td>5</td><td>16</td><td></td></tr> </table>					31	26 25	21 20	16 15	0	BEQ	s0	zero	offset		000100	10000	00000	000000000000000010		6	5	5	16									
31	26 25	21 20	16 15	0																														
BEQ	s0	zero	offset																															
000100	10000	00000	000000000000000010																															
6	5	5	16																															
0x01098020		ADD rd, rs, rt [R-type], Binary: 000000010000100110000000000100000 <table border="1"> <tr> <td>31</td><td>26 25</td><td>21 20</td><td>16 15</td><td>11 10</td><td>6 5</td><td>0</td></tr> <tr> <td>SPECIAL</td><td>t0</td><td>t1</td><td>s0</td><td>0</td><td>ADD</td><td></td></tr> <tr> <td>000000</td><td>01000</td><td>01001</td><td>10000</td><td>00000</td><td>100000</td><td></td></tr> <tr> <td>6</td><td>5</td><td>5</td><td>5</td><td>5</td><td>6</td><td></td></tr> </table>					31	26 25	21 20	16 15	11 10	6 5	0	SPECIAL	t0	t1	s0	0	ADD		000000	01000	01001	10000	00000	100000		6	5	5	5	5	6	
31	26 25	21 20	16 15	11 10	6 5	0																												
SPECIAL	t0	t1	s0	0	ADD																													
000000	01000	01001	10000	00000	100000																													
6	5	5	5	5	6																													
0x08100001		J target [J-type], Binary: 00001000000100000000000000000001 <table border="1"> <tr> <td>31</td><td>26 25</td><td>target</td><td>0</td></tr> <tr> <td>J</td><td>000010</td><td>00001000000000000000000000000001</td><td>26</td></tr> </table>						31	26 25	target	0	J	000010	00001000000000000000000000000001	26																			
31	26 25	target	0																															
J	000010	00001000000000000000000000000001	26																															

- b) Write down the corresponding MIPS assembly code below for each machine code.

Instructions	MIPS Code
Inst1	andi \$t0, \$t8, -8 (0xffff8)
Inst2	Label: beq \$s0, \$0, Done
Inst3	add \$s0, \$t0, \$t1
Inst4	j Label
	Done:

Name	Register	Instruction	Opcode	Instruction	Funct
\$0	0	j	000010	sll	000000
\$at	1	jal	000011	srl	000010
\$v0-\$v1	2-3	beq	000100	sra	000011
\$a0-\$a3	4-7	bne	000101	jr	001000
\$t0-\$t7	8-15	addi	001000	div	011010
\$s0-\$s7	16-23	slti	001010	add	100000
\$t8-\$t9	24-25	andi	001100	sub	100010
\$k0-\$k1	26-27	ori	001101	and	100100
\$gp	28	xori	001110	or	100101
\$sp	29	lui	001111	xor	100110
\$fp	30	lw	100011	nor	100111
\$ra	31	sw	101011	slt	101011