CprE 281: Digital Logic

Midterm 1: Friday Sep 23, 2016

#### **Student Name:**

#### **Student ID Number:**

Lab Section:	Mon 9-12(N)	Mon 12-3(P)	Mon 5-8(R)	Tue 11-2(U)
(circle one)	Tue 2-5(M)	Wed 8-11(J)	Wed 6-9(T)	Thur 11-2(Q)
	Thur 11-2(V)	Thur 2-5(L)	Thur 5-8(K)	Fri 11-2(G)

### 1. True/False Questions ( $10 \times 1p$ each = 10p)

- (a) I forgot to write down my name, student ID number, and lab section. TRUE / FALSE
- (b) A 4-input AND gate can be implemented with two 2-input AND gates. TRUE /(FALSE)
- (c) In Verilog, ~ has higher precedence than ^. (TRUE)/ FALSE
- (d) A 4-to-1 multiplexer has four select input lines and one output. TRUE / FALSE
- (e) NOT followed by OR is equivalent to NOR.

  TRUE / FALSE
- (f) Any Boolean function can be implemented using only NAND gates. (TRUE)/ FALSE
- (g) An XOR can be constructed with a 2-to-1 multiplexer and a NOT gate. (TRUE)/ FALSE
- (h) It is possible to build an OR gate with a 2-to-1 multiplexer. TRUE / FALSE
- (i)  $(a+b)\cdot(b+c)\cdot(\overline{a}+c) = (a+b)\cdot(\overline{a}+c)$  TRUE / FALSE
- (j) In binary, Tatooine has 10 suns. TRUE / FALSE

## 2. Boolean Expressions (5 x 1p each = 5p)

Write the value (0 or 1) for each Boolean expression, given the initial conditions.

# A = 0, B = 1, C = 0, D = 1

- (a) (AD + BC + BD)
- (b) (AC + BC)(BD + CD + 1)
- (c) (A + B)D 1
- (d)  $(A + B + C + 1)(\overline{ACD})$
- (e)  $(AA + BC + D)\overline{C}$

# 3. Truth Tables (5p + 5p = 10p)

(a) Draw the truth table for the following Boolean function:

$$f(a,b,c) = (a + bc + bc) (abc)$$
  
Term 1 Term 2

9	6	C	a +	вс	+ B.C	Term1	ab	· C	Term 2	1+
0	0	0	0	0		(	0	1		1
0	0	1	0	0	0	D	0	0	1	0
O	1	O	0	0	0	0	0	١	1	0
_0	1	1	0	1	0	(	D	0	1	
	0	0	1	0	1	<b>\</b>	D	1	1	1
1	0	١	1	0	Ø	(	0	0	1	1
(	)	0	1	0	0		1	) [	0	D
1	1		J		0	1	1	0	1	1

(b) Draw the truth table for the function f that has the following K-map:

X y					
Z	00	01	11	10	
0	0	1	0	1	
1	0	1	1	1	

×	7	7	f
D	0	0	0
0	0	1	0
0	)	0	١
_0	1	1	
1	0	D	1
	0	1	1
-	1	0	0
	1	1	

## 4. Number Conversions $(5 \times 4p \text{ each} = 20p)$

(a) Convert 42<sub>10</sub> to binary

$$42/2 = 21$$
 0  
 $21/2 = 10$  1  
 $10/2 = 5$  0

$$10/2 = 5$$
 0  
 $5/2 = 2$  1  
 $2/2 = 1$  0  
 $1/2 = 0$  1

$$1/2 = 0$$
 1

(b) Convert 214<sub>5</sub> to binary

$$2 \times 5^{2} + 1 \times 5^{1} + 4 \times 5^{0} = 2 \times 25 + 1 \times 5 + 4 \times 1 = 50 + 5 + 4 = 59$$

$$29/2 = 14$$
 1 1 1 4 / 2 = 7 0

$$7/2 = 3$$
 1 3/2 = 1 1

$$3/2 = 1$$
 1 1 1 1 1 1 1 1 1

$$=>$$
  $0010$   $0111$   $=> 2134=276$ 

1010102 = 4210

Convert to binary and they


group by 4's. Also, pad the two most significant bits with zeros.

(e) Convert 100101102 to decimal

$$1 \times 2^{7} + 1 \times 2^{7} + 1 \times 2^{2} + 1 \times 2^{7} = 128 + 16 + 9 + 2 = 150$$


# 5. From Verilog Code to Logic Circuit (10p)

Draw the logic circuit that is described by the following Verilog module:




- 6. Minimization (3 x 5p = 15p)


  (a) Draw the K-map that corresponds to the following Boolean function:  $f = a b \overline{c} + b \overline{c} \overline{d} + c d + \overline{a} b$   $6 \overline{c} \overline{d}$   $6 \overline{c} \overline{d}$
- (b) Redraw the K-map from (a) and derive the minimum-cost Sum-of-Products (SOP) expression for f.




(c) Draw the circuit for the minimum <u>SOP</u> expression. Label all inputs and outputs.



- 7. Derive the minimum  $\underline{POS}$  expression using a K-map (10p + 5p = 15p)
- (a) Use a K-map to derive the minimum-cost <u>POS</u> expression for the following function  $f(a,b,c,d)=\Sigma m(1,5,7,8,10,11,14)+D(2,3,12,13)$





(b) Draw the circuit diagram for the minimum-cost Product-Of-Sums (POS) expression



## 8. NAND/NOR Logic (3 $\times$ 5p = 15p)


(a) Redraw the following logic circuit using only NOR gates.






(b) Redraw the following logic circuit using only NOR gates.

$$f = \frac{1}{x + y + z}$$



(c) Redraw the following logic circuit using only NAND gates.

$$f = \overline{x} + x \overline{y} = \overline{\overline{x}} + x \overline{y} \\
= \overline{\overline{x}} - \overline{\overline{x}}$$




### 9. Joint Optimization (3 x 5p = 15p)

The outputs f and g of a two-output circuit are specified with the following expressions:

$$f(a, b, c, d) = \prod M(1, 3, 4, 9, 10) + D(6, 7, 11)$$
  


$$g(a, b, c, d) = \prod M(3, 4, 6, 9, 11, 15) + D(1, 12, 14)$$



b) Derive the <u>jointly optimized POS</u> expressions for f and g such that the two expressions share two implicants. Note that these are not necessarily prime implicants.

$$g = (a + \overline{b} + d)(\overline{b} + \overline{d})(\overline{a} + \overline{b} + \overline{c})$$

c) Draw the diagram for the jointly optimized circuit. Indicate which logic gates are shared by drawing arrows that point to them. Label all inputs and outputs.



#### 10. DeMorgan's Theorem (15p)

Use the theorems of Boolean algebra to prove DeMorgan's theorem for four variables. In other words, prove that

$$\underbrace{a+b+c+d}_{\times} = \underbrace{a} \cdot \underbrace{b} \cdot \underbrace{c} \cdot \underbrace{d}$$

Let x and y be two Boolean variables Such that x = a + b and y = c + d. Then, the left-hand side can be expressed as follows:  $\overline{X + Y} = \overline{X} \cdot \overline{Y}$ 

This derivation uses De Morgan's theorem for two variables, which is one of the fundamental theorems. Now, expand x and y and apply De Morgan's theorem for two variables twice, i.e.,  $\overline{x+y} = \overline{x} \cdot \overline{y} = \overline{a+b} \cdot \overline{c+d} = \overline{a} \cdot \overline{b} \cdot \overline{c} \cdot \overline{d}$ 

Therefore

a+b+c+d= a.b.c.d

Question	Max	Score
1. True/False	10	
2. Boolean Expressions	5	
3. Truth Tables	10	
4. Number Conversions	20	
5. Verilog Module	10	
6. Minimization	15	
7. POS with K-Map	15	
8. NAND/NOR Logic	15	
9. Joint Optimization	15	
10. DeMorgan's	15	
TOTAL:	130	