

P1. (10 points)

Briefly explain the major difference between a Moore state machine and a Mealy state machine.

Solution:

The output of a Moore state machine only depends on the value of current state. On the other hand, the output of a Mealy state machine depends on the values of both the current state and the current input.

P2. (25 points)


A FSM with an input w and an output z has the following state table.

Present State	Next State		Output z	
	$w=0$	$w=1$	$w=0$	$w=1$
A	A	B	0	1
B	C	B	1	0
C	B	A	0	0

- (5 points) Draw the state diagram based on the state table.
- (5 points) Complete the state-assigned table based on the state table.
- (5 points) Find the simplified SOP expressions for Y_1 , Y_0 , and z .
- (5 points) Draw the circuit diagram using D flip-flops and any other required gates.
- (5 points) Is this a Moore machine or a Mealy machine? Why?

Solution:

a)



b)

	Present State	Next State		Output z	
		w=0	w=1	w=0	w=1
	y_1y_0	Y_1Y_0	Y_1Y_0	z	z
A	0 0	0 0	0 1	0	1
B	0 1	1 0	0 1	1	0
C	1 0	0 1	0 0	0	0

c)


w	y_1	y_0	Y_1	Y_0	z
0	0	0	0	0	0
0	0	1	1	0	1
0	1	0	0	1	0
0	1	1	D	D	D
1	0	0	0	1	1
1	0	1	0	1	0
1	1	0	0	0	0
1	1	1	D	D	D

$$Y_1 = \bar{w}y_0$$

$$Y_0 = \bar{w}y_1 + w\bar{y}_1 = w \oplus y_1$$

$$z = \bar{w}y_0 + w\bar{y}_1y_0$$

d)



e) Mealy state machine because the output value is associated with the current state and the input value.


Cpr E 281 HW10 SOLUTION

ELECTRICAL AND COMPUTER
ENGINEERING
IOWA STATE UNIVERSITY

Synchronous Sequential Circuits
Assigned Date: Twelfth Week
Due Date: Monday, Nov. 14, 2016

P3. (15 points)

A FSM has two D flip-flops, an input w , and an output z . The circuit diagram is shown below.




- (5 points) Find the logic expressions of Y_1 , Y_0 , and the output z .
- (5 points) Show the state-assigned table of the FSM.
- (5 points) Draw the state diagram of the FSM.

Solution:

- $Y_1 = \overline{y_0}$
 $Y_0 = w \oplus y_1$
 $z = y_0 + y_1$
-


Present State	Next State		Output
	$w=0$	$w=1$	
$y_1 y_0$	$Y_1 Y_0$	$Y_1 Y_0$	z
0 0	1 0	1 1	0
0 1	0 0	0 1	1
1 0	1 1	1 0	1
1 1	0 1	0 0	1

c)



P4. (10 points)

A two-bit counter has the following circuit diagram. The output is $z_1z_0 = y_1y_0$.



- (5 points) Draw the state diagram of the counter.
- (5 points) What is the repeated counting sequence of this counter?


Solution:

From the circuit, we have $T_1 = y_1 + y_0$ and $T_0 = \bar{y}_1 + y_0$.

We can construct the following state-assigned table, which leads to the state diagram below.

	Present State y_1y_0	Flip-Flop T_1T_0	Next State Y_1Y_0	Output z_1z_0
A	0 0	0 1	0 1	0 0
B	0 1	1 1	1 0	0 1
C	1 0	1 0	0 0	1 0
D	1 1	1 1	0 0	1 1

a)



- The repeated counting sequence is 00-01-10-00.

P5. (30 points)


Consider the following state table for a FSM.

Present State	Next State		Output z
	$w=0$	$w=1$	
A	A	B	0
B	B	C	1
C	C	D	0
D	D	A	1

- (5 points) Draw the state diagram of the FSM.
- (5 points) Draw the circuit diagram of FSM using D flip-flops.
- (5 points) Perform state minimization to minimize the number of states. Show your partitions in the procedure.
- (5 points) Draw the new state diagram of the minimized FSM.
- (5 points) Draw the circuit diagram of the minimized FSM using D flip-flops.
- (5 points) Compare the circuits in (b) and (e), what is the benefit of state minimization?

Solution:

a)




b)

Present State $y_1 y_0$	Next State		Output z
	$w=0$	$w=1$	
	$Y_1 Y_0$	$Y_1 Y_0$	
00	00	01	0
01	01	10	1
10	10	11	0
11	11	00	1

$$Y_1 = \bar{w}y_1 + y_1\bar{y}_0 + wy_1y_0$$

$$Y_0 = \bar{w}y_0 + wy_0 = w \oplus y_0$$

$$z = y_0$$



c)

Initial partition: $P_1 = (ABCD)$


Group by output: $P_2 = (AC)(BD)$

Check 0-successors and 1-successors: $P_3 = (AC)(BD) = P_2$


Therefore, AC can be merged into one state and BD can be merged into another state.

	Present State y	Next State		Output z
		$w=0$	$w=1$	
		Y	Y	
A	0	0	1	0
B	1	1	0	1

d)



e)



f)

State minimization can save the cost of unnecessary gates and flip-flops.

P6. (10 points)

Bob needs to use a 3-bit up-counter. However, he only has a 4-bit synchronous down-counter and several NOT gates. He is NOT allowed to modify the internal structure of the down-counter. How can he construct the 3-bit up-counter using only the devices that he has?

Solution:

