

Name and Std ID: Hosam Abdeltawab, 838973172 Lab Section: K


Date: 10/27/2016

PRELAB:

- Q1. Read section 2.2 and write the Verilog code for a 4-to-1 multiplexer.

```
module mux4to1 (w0, w1, w2, w3, s, F);  
    input w0, w1, w2, w3;  
    input [1:0] s;  
    output F;  
    assign F = s[1] ? (s[0] ? w3 : w2) : (s[0] ? w1 : w0);  
endmodule
```

- Q2. Design a 4-bit shifter as described in Section 3.1 of the lab description. Sketch the block diagram for your design showing the multiplexers, the inputs, outputs and the selectors to each multiplexer.



Lab 8 Answer Sheet

- Q3. Refer to Section 3.1 of the lab description and complete the following table before you come to the lab:

X3	X2	X1	X0	X-1	X-2	X-3	S1	S0	F3	F2	F1	F0
1	0	0	1	1	1	0	0	1	0	0	1	1
1	1	1	0	0	0	0	1	1	0	0	0	0
1	1	1	0	0	1	1	0	0	1	1	1	0
1	1	0	1	0	1	0	1	0	0	1	0	1
1	0	1	1	0	1	1	0	1	0	1	1	0

TA Initials: MS

LAB:

- 2.1 Hardware results demonstrate a good circuit. TA Initials: MS
- 2.2 Hardware results demonstrate correct code. TA Initials: MS
- 3.1 Hardware results demonstrate correct code. TA Initials: MS