

100

Name and Student ID: Hosam Abdelhameed, 838973172 Lab Section: K

Date: Aug 31, 2016

PRELAB:

Q1. Fill in the Truth Table below for an AND gate:

A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

Q2. What does the .bdf file extension stand for?

Block design file

Q3. What is the name of the FPGA on the DE2-115 board?

- Cyclone IV EP4CE115F29C7 FPGA
- EPCS64 Serial configuration device.

TA Initials: MS

LAB:

2.0 Fill in the Truth Table for lab1step1:

A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

Logic Expression:  $F(A,B) = A \cdot B$

TA Initials: MS $sw[0] \rightarrow AB28 = y$  $sw[1] \rightarrow x$  $sw[2] \rightarrow w$ 4.0 Fill in the Truth Table for *lab1step2*:

W	X	Y	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

 $wxy$  $w\bar{x}\bar{y}$  $w\bar{x}y$  $wxy$ Logic Expression:  $Z(w,x,y) = (w\bar{x}\bar{y}) + (w\bar{x}y) + (wxy)$ TA Initials: MS4.0 Fill in the Truth Table for *lab1step3*:

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

 $\bar{A}\bar{B}C$  $\bar{A}BC$  $A\bar{B}C$  $ABC$ Logic Expression:  $F(A,B,C) = (\bar{A}\bar{B}C) + (\bar{A}BC) + (A\bar{B}C) + (ABC)$ TA Initials: MS