

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Logic Gates

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

HW1 is out

It is due on Monday Aug 29 @ 4pm.

- Submit it on paper before the start of the lecture
- Please write clearly on the first page:
 - your name
 - student ID
 - lab section letter

Labs Next Week


 Please download and read the lab assignment for next week before you go to your lab section.

- You must print the answer sheet and do the prelab before you go to the lab.
- The TAs will check your prelab answers at the beginning of the recitation. If you don't have it done you'll lose 20% of the lab grade for that lab.

A Binary Switch




(a) Two states of a switch




(b) Symbol for a switch

A Light Controlled by a Switch




(a) Simple connection to a battery

A Light Controlled by a Switch




(b) Using a ground connection as the return path


The Logical AND function (series connection of the switches)




The Logical OR function (parallel connection of the switches)




A series-parallel connection of the switches



An Inverting Circuit



The Three Basic Logic Gates



$$x_1$$
 x_2
 $x_1 \cdot x_2$


$$x_1$$
 x_2
 $x_1 + x_2$

NOT gate

AND gate


OR gate

Truth Table for NOT




<i>X</i>	\overline{x}
0	1
1	0

Truth Table for AND



x_1	x_2	$x_1 \cdot x_2$
0 0 1	0 1	0 0 0
1	1	1

Truth Table for OR




x_2	$x_1 + x_2$
0	0
1	1
0	1
1	1
	x_2 0 1 0 1


Truth Tables for AND and OR

x_1	x_2	$igg x_1 \cdot x_2$	$x_1 + x_2$
0 0 1 1	0 1 0 1	$egin{bmatrix} 0 \\ 0 \\ 0 \\ 1 \end{bmatrix}$	$egin{array}{c} 0 \ 1 \ 1 \ 1 \ 1 \ \end{array}$

AND OR

Logic Gates with n Inputs





AND gate


OR gate


Truth Table for 3-input AND and OR


x_1	x_2	x3	$x_1 \cdot x_2 \cdot x_3$	$x_1 + x_2 + x_3$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Example of a Logic Circuit Implemented with Logic Gates


Example of a Logic Circuit Implemented with Logic Gates






















Timing Diagram




Truth Table for this Network

x_1	x_2	$f(x_1, x_2)$	A	В
0	0	1	1	0
0	1	1	1	0
1	0	0	0	0
1	1	1	0	1


Functionally Equivalent Networks



Functionally Equivalent Networks




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$



(d) Network that implements $g = \bar{x}_1 + x_2$


The XOR Logic Gate



(a) Two switches that control a light

(b) Truth table


The XOR Logic Gate



x	у	L
0	0	0
0	1	1
1	0	1
1	1	0
		l

(a) Two switches that control a light

(b) Truth table







(c) Logic network

(d) XOR gate symbol


XOR Analysis




XOR Analysis (x=0, y=0)




XOR Analysis (x=0, y=0)




XOR Analysis (x=0, y=0)




XOR Analysis (x=0, y=0)




XOR Analysis (x=0, y=0)




XOR Analysis (x=0, y=1)



XOR Analysis (x=1, y=0)



XOR Analysis (x=1, y=1)



	<i>s</i> ₁	s_0
	0	0
	0	1
	0	1
	1	0
		0

a	0	0	1	1
+ <i>b</i>	+ 0	+ 1	+0	+ 1
$s_1 s_0$	0 0	0 1	0 1	1 0

•

a	0	0	1	1
+ <i>b</i>	+0	+ 1	+0	+ 1
$s_1 s_0$	0 0	0 1	0 1	1 0

(ı b	<i>s</i> ₁	s_0
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$a + b$$
 $s_1 s_0$

a b	S	1 ^{\$} 0	
0 0	0	0	
0 1	0	1	
1 0	0	1	
1 1	1	0	

\boldsymbol{a}	0	0	1	1
+ <i>b</i>	+ 0	+ 1	+0	+ 1
$s_1 s_0$	0 0	0 1	0 1	1 0

a	b	s_1	s_0
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

\boldsymbol{a}	0	0	1	1
+ <i>b</i>	+ 0	+ 1	+0	+ 1
$s_1 s_0$	0 0	0 1	0 1	1 0

a	b		<i>s</i> ₁	s_0
0	0		0	0
0	1		0	1
1	0		0	1
1	1		1	0

$$a$$
 $+b$
 $s_1 s_0$

a b	<i>s</i> ₁	s_0
0 0	0	0
0 1	0	1
1 0	0	1
1 1	1	0

$$a + b$$
 $s_1 s_0$

a	b	S	1	s_0
0	0	0)	0
0	1	0)	1
1	0	0)	1
1	1	1		0

$$a$$
 0 0 1 1 1 $+b$ $+b$ $+1$ $+0$ $+1$ 0 0 1 1 0

a	b	<i>s</i> ₁	s_0
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$a$$
 $+b$
 $s_1 s_0$

a b	<i>s</i> ₁	s_0
0 0	0	0
0 1	0	1
1 0	0	1
1 1	1	0

$$a + b$$
 $s_1 s_0$

s_1 s_0
0 0
0 1
0 1
1 0

$$a + b$$
 $s_1 s_0$

a b	<i>s</i> ₁	s_0	
0 0	0	0	
0 1	0	1	
1 0	0	1	
1 1	1	0	

$$a$$
 $+b$
 $s_1 s_0$

a b	<i>s</i> ₁	s_0
0 0	0	0
0 1	0	1
1 0	0	1
1 1	1	0

a b	,	<i>s</i> ₁	s_0
0 0)	0	0
0 1		0	1
1 0)	0	1
1 1		1	0

	?				
a	b		s_1	s_0	
0	0		0	0	
0	1		0	1	
1	0		0	1	
1	1		1	0	


	AND				
a	b		s_1	s_0	
0	0		0	0	
0	1		0	1	
1	0		0	1	
1	1		1	0	

a b	,	<i>s</i> ₁	s_0
0 0)	0	0
0 1		0	1
1 0)	0	1
1 1		1	0


			?	
a	b	<i>s</i> ₁	s_0	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

XOR				
a	b	<i>s</i> ₁	s_0	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

a b	,	<i>s</i> ₁	s_0
0 0)	0	0
0 1		0	1
1 0)	0	1
1 1		1	0





<i>s</i> ₁	s_0
0	0
0	1
0	1
1	0
	0 0 0





a	b	<i>s</i> ₁	s_0
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

The following examples came from this book









Questions?

THE END