

Cpr E 281 LAB08 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

Lab 8 Answer Sheet

Name and Std ID: Hosom Abdollowab, 838973172 Lab Section: K

Date: 10/27/9016

PRELAB:

• Q1. Read section 2.2 and write the Verilog code for a 4-to-1 multiplexer.

module mux Lito1 (Wo, Wi, we, Ws, S, F);


input Wo, Wi, we, Ws;

output [1:0]s;

assign F- S[1]? (S[0]? W3:W2): (S[0]? W1:Wo);

end module

Q2. Design a 4-bit shifter as described in Section 3.1 of the lab description. Sketch the block diagram for your design showing the multiplexers, the inputs, outputs and the selectors to each multiplexer.



Cpr E 281 LAB08 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

Lab 8 Answer Sheet

• Q3. Refer to Section 3.1 of the lab description and complete the following table before you come to the lab:

1								1	F3	2.00		
1	0	0	1	1	1	0	0	1		0	1	1
1	1	1	0			0	1	1	0	0	0	0
1	1	1	0	0	1	1	0	0	1	1	1	0
1	1	0	1	0	1	0	1	0	0	1	0	1
1	0	1	1	0	1	_	0	1	0	1	1	\circ

TA Initials:

LAB:

- **2.1** Hardware results demonstrate a good circuit. TA Initials:
- 2.2 Hardware results demonstrate correct code. TA Initials:
- **3.1** Hardware results demonstrate correct code. TA Initials: