

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Registers and Counters

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

- The second midterm is this Friday.
- Homework 8 is due today.
- Homework 9 is out. It is due on Mon Nov 7.
- No HW due next Monday


Administrative Stuff


- Midterm Exam #2
- When: Friday October 28 @ 4pm.
- Where: This classroom
- What: Chapters 1, 2, 3, 4 and 5.1-5.8
- The exam will be open book and open notes (you can bring up to 3 pages of handwritten notes).

Registers

Register (Definition)


An n-bit structure consisting of flip-flops






The 2-to-1 multiplexer is used to select whether to load a new value into the D flip-flop or to retain the old value.


The output of this circuit is the Q output of the flip-flop.




If Load = 0, then retain the old value.


If Load = 1, then load the new value from In.










Notice that all flip-flops are on the same clock cycle.










Shift Register








Positive-edge-triggered D Flip-Flop






























































(a) Circuit

(b) A sample sequence


[Figure 5.17 from the textbook]

Parallel-Access Shift Register

Parallel-access shift register





A shift register with parallel load and enable control inputs





Register File

Register File









[http://www.eecg.toronto.edu/~enright/teaching/ece243S/notes/119-implemenation-single-cycle.html]

Register File

Register file is a unit containing r registers

r can be 4, 8, 16, 32, etc.

Each register has n bits

n can be 4, 8, 16, 32, etc.


n defines the data path width

 Output ports (DATA1 and DATA2) are used for reading the register file

Any register can be read from any of the ports

 Each port needs a log₂r bits to specify the read address (RA1 and RA2)


- Input port (LD_DATA) is used for writing data to the register file
 - Write address is also specified by log₂r bits (WA)
 - Writing is enabled by a 1-bit signal (WR)



Register File: Exercise


- Suppose that a register file
 - contains 32 registers
 - width of data path is 16 bits(i.e., each register has 16 bits)

- How many bits are there for each of the signals?
 - RA1 5
 - RA2 5
 - DATA1 16
 - DATA2 16
 - WA 5
 - LD_DATA
 16
 - WR 1




Register file design

- We will design an eight-register file with 4-bit wide registers
- A single 4-bit register and its abstraction are shown below




We have to use eight such registers to make an eight register file



How many bits are required to specify a register address?


Reading Circuit

- A 3-bit register address, RA, specifies which register is to be read
- For each output port, we need one 8-to-1 4-bit multiplier





Adding write control to register file

- To write to any register, we need the register's address (WA) and a write register signal (WR)
- A 3-bit write address is decoded if write register signal is present
- One of the eight registers gets a LD signal from the decoder




Counters






The first flip-flop changes on the positive edge of the clock



The first flip-flop changes on the positive edge of the clock


The second flip-flop changes on the positive edge of $\overline{\mathbb{Q}}_0$




The first flip-flop changes on the positive edge of the clock

The second flip-flop changes on the positive edge of \overline{Q}_0

The third flip-flop changes on the positive edge of \overline{Q}_1




[Figure 5.19 from the textbook]




[Figure 5.19 from the textbook]


A three-bit down-counter




A three-bit down-counter




Synchronous Counters






The propagation delay through all AND gates combined must not exceed the clock period minus the setup time for the flip-flops



(b) Timing diagram

[Figure 5.21 from the textbook]

Derivation of the synchronous up-counter




Derivation of the synchronous up-counter

Clock cycle	$Q_2 Q_1 Q_0$	
0 1 2 3 4 5 6	Q ₂ Q ₁ Q ₀ 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 1 1	Q ₁ changes Q ₂ changes
8	0 0 0	

$$T_0 = 1$$

$$T_1 = Q_0$$

$$T_2 = Q_0 Q_1$$



$$T_0 = 1$$


 $T_1 = Q_0$
 $T_2 = Q_0 Q_1$

In general we have


$$T_0 = 1$$
 $T_1 = Q_0$
 $T_2 = Q_0 Q_1$
 $T_3 = Q_0 Q_1 Q_2$
...
 $T_n = Q_0 Q_1 Q_2 ... Q_{n-1}$

Adding Enable and Clear Capability


Inclusion of Enable and Clear capability



Inclusion of Enable and Clear capability




Providing an enable input for a D flip-flop






A four-bit counter with D flip-flops



[Figure 5.23 from the textbook]

Counters with Parallel Load

A counter with parallel-load capability




Reset Synchronization

Motivation


- An n-bit counter counts from 0, 1, ..., 2ⁿ-1
- For example a 3-bit counter counts up as follow
 - **0**, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, ...

- What if we want it to count like this
 - **0**, 1, 2, 3, 4, 5, 0, 1, 2, 3, 4, 5, 0, 1, ...
- In other words, what is the cycle is not a power of 2?


What does this circuit do?



A modulo-6 counter with synchronous reset




(a) Circuit




(b) Timing diagram

[Figure 5.25 from the textbook]

A modulo-6 counter with asynchronous reset



A modulo-6 counter with asynchronous reset



Questions?

THE END