

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/


Designing a Counter (Using the Sequential Circuit Approach)


CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Example: Implement a modulo-8 counter


Mini Review

Asynchronous Counters






The first flip-flop changes on the positive edge of the clock



The first flip-flop changes on the positive edge of the clock


The second flip-flop changes on the positive edge of $\overline{\mathbb{Q}}_0$




The first flip-flop changes on the positive edge of the clock

The second flip-flop changes on the positive edge of \overline{Q}_0

The third flip-flop changes on the positive edge of \overline{Q}_1




[Figure 5.19 from the textbook]




[Figure 5.19 from the textbook]


A three-bit down-counter




A three-bit down-counter




A three-bit down-counter




Synchronous Counters






The propagation delay through all AND gates combined must not exceed the clock period minus the setup time for the flip-flops



(b) Timing diagram

[Figure 5.21 from the textbook]

Derivation of the synchronous up-counter




Derivation of the synchronous up-counter

Clock cycle	$Q_2 Q_1 Q_0$	
0 1 2 3 4 5 6	Q ₂ Q ₁ Q ₀ 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 1 1	Q ₁ changes Q ₂ changes
8	0 0 0	

$$T_0 = 1$$

$$T_1 = Q_0$$

$$T_2 = Q_0 Q_1$$




$$T_0 = 1$$

 $T_1 = Q_0$
 $T_2 = Q_0 Q_1$


In general we have


$$T_0 = 1$$
 $T_1 = Q_0$
 $T_2 = Q_0 Q_1$
 $T_3 = Q_0 Q_1 Q_2$
...
 $T_n = Q_0 Q_1 Q_2 ... Q_{n-1}$


Inclusion of Enable and Clear capability



Inclusion of Enable and Clear capability









Positive-edge-triggered D Flip-Flop

[Figure 5.15a from the textbook]





2-to-1 multiplexer


2-to-1 Multiplexer





What is this?














These two circuits are equivalent






What is this?




What is this?



$$D = \overline{QT} + \overline{QT}$$

What is this?




$$\mathbf{D} = \mathbf{Q} \oplus \mathbf{T}$$

What is this?

$$D = Q \oplus T$$


What is this?

T Flip-Flop








A three-bit up-counter with T flip-flops




A three-bit up-counter with D flip-flops









A three-bit up-counter with D flip-flops




A three-bit up-counter with D flip-flops



A four-bit up-counter with T flip-flops



A four-bit up-counter with D flip-flops




[Figure 5.23 from the textbook]

End of Mini Review

Goal

- Implement a modulo-8 counter using the sequential circuit approach
- In other words, the counting sequence must be
 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, ...
- The count changes based on the input signal w:
 - If w=0, then the count remains the same
 - If w=1, then the count is advanced by one

State diagram for the counter




State table for the counter

Present	Next	Output	
state	w = 0	w = 1	1
A	A	В	0
В	В	C	1
C	C	D	2
D	D	E	3
Е	Е	F	4
F	F	G	5
G	G	Н	6
H	Н	A	7


State-assigned table for the counter

	Present	Next state		
	state	w = 0	w = 1	Count
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
A	000	000	001	000
В	001	001	010	001
C	010	010	011	010
D	011	011	100	011
Е	100	100	101	100
F	101	101	110	101
G	110	110	111	110
Н	111	111	000	111

	Present	Next		
	state	w = 0	w = 1	Count
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2 Y_1 Y_0$	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
A	000	000	001	000
В	001	001	010	001
C	010	010	011	010
D	011	011	100	011
Е	100	100	101	100
F	101	101	110	101
G	110	110	111	110
Н	111	111	000	111



	Present	Next		
	state	w = 0	w = 1	Count
	<i>у</i> 2 <i>у</i> 1 <i>у</i> 0	$Y_2Y_1Y_0 \qquad Y_2Y_1Y_0$		<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
A	000	0	1	000
В	001		0	001
C	010		1	010
D	011		0	011
E	100		1	100
F	101	1	0	101
G	110	0	1	110
Н	111	1	0	111



	Present	Next		
	state	w = 0	w = 1	Count
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$ $Y_2Y_1Y_0$		<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
A	000	0	1	000
В	001		0	001
C	010		1	010
D	011		0	011
E	100	0	1	100
F	101	1	0	101
G	110	0	1	110
Н	111	1	0	111


	y_1y_0	0			
wy_2		00	01	11	10
	00	0	1	1	0
	01	0	1	1	0
	11	1	0	0	1
	10	1	0	0	1

	Present	Next		
	state	w = 0	w = 1	Count
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$ $Y_2Y_1Y_0$		Z2Z1Z0
A	000	0	1	000
В	001	1	0	001
C	010		1	010
D	011		0	011
E	100		1	100
F	101	1	0	101
G	110		1	110
Н	111	1	0	111


_	y_1y_0)				
wy_2		00	01	11	10	
	00	0	1	1	0	
	01	0	1	1	0	
	11	1	0	0	1	
	10	1	0	0	1	

$$Y_0 = \overline{wy_0} + \overline{wy_0}$$

	Present	Next state		
	state	w = 0	w = 1	Count
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
A	000	000	001	000
В	001	001	010	001
C	010	010	011	010
D	011	011	100	011
Е	100	100	101	100
F	101	101	110	101
G	110	110	111	110
Н	111	111	000	111




	Present	Next		
	state	w = 0	w = 1	Count
	<i>у</i> 2 <i>у</i> 1 <i>у</i> 0	$y_2y_1y_0$ $Y_2Y_1Y_0$ $Y_2Y_1Y_0$		<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
A	000			000
В	001			001
C	010			010
D	011			011
E	100			100
F	101			101
G	110			110
Н	111			111



	Present	Next		
	state	w = 0	w = 1	Count
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0 \qquad Y_2Y_1Y_0$		<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
A	000			000
В	001			001
C	010			010
D	011			011
Е	100			100
F	101			101
G	110			110
Н	111			111


	<i>y</i> ₁ <i>y</i> ₀)			
wy_2		00	01	11	10
	00	0	0	1	1
	01	0	0	1	1
	11	0	1	0	1
	10	0	1	0	1

	Present	Next		
	state	w = 0 $w = 1$		Count
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	Z2Z1Z0
A	000		$\Box O \Box$	000
В	001			001
\mathbf{C}	010			010
D	011			011
E	100			100
F	101			101
G	110			110
Н	111			111




$$Y_1 = \overline{wy_1} + y_1\overline{y_0} + wy_0\overline{y_1}$$

	Present	Next		
	state	w = 0	w = 1	Count
	<i>у</i> 2 <i>у</i> 1 <i>у</i> 0	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
A	000	000	001	000
В	001	001	010	001
C	010	010	011	010
D	011	011	100	011
E	100	100	101	100
F	101	101	110	101
G	110	110	111	110
Н	111	111	000	111




	Present	Ne		
	state	w = 0	w = 1	Count
	<i>У</i> 2 <i>У</i> 1 <i>У</i> 0	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	<i>z</i> 2 <i>z</i> 1 <i>z</i> 0
A	000	0	0	000
В	001	0	0	001
C	010	0	0	010
D	011	0	1	011
E	100	1	1	100
F	101	1	1	101
G	110		1	110
Н	111	1	0	111



	Present	Ne		
	state	w = 0	w = 1	Count
	<i>у</i> 2 <i>у</i> 1 <i>у</i> 0	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	Z2Z1Z0
A	000	О	0	000
В	001	0	0	001
C	010	O	O	010
D	011	0	1	011
E	100	1	1	100
F	101	1	1	101
G	110	1	1	110
Н	111	1	0	111


	y_1y_0					
wy_2		00	01	11	10	
	00	0	0	0	0	
	01	1	1	1	1	
	11	1	1	0	1	
	10	0	0	1	0	

	Present	Ne		
	state	w = 0	w = 1	Count
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	Z2Z1Z0
A	000	0	0	000
В	001	O	0	001
C	010	0	0	010
D	011	0	1	011
E	100	1	1	100
F	101	1	1	101
G	110		1	110
Н	111	1	0	111




$$Y_2 = \overline{wy_2} + \overline{y_0y_2} + \overline{y_1y_2} + wy_0y_1\overline{y_2}$$


Karnaugh maps for D flip-flops for the counter




$$Y_0 = \overline{wy_0} + \overline{wy_0}$$





$$Y_1 = \overline{wy_1} + y_1 \overline{y_0} + wy_0 \overline{y_1}$$



$$Y_2 = \overline{wy_2} + \overline{y_0y_2} + \overline{y_1y_2} + wy_0y_1\overline{y_2}$$







We can simplify all three expressions

$$Y_0 = \overline{wy_0} + \overline{wy_0}$$

$$Y_1 = \overline{wy_1} + y_1 \overline{y_0} + wy_0 \overline{y_1}$$

$$Y_2 = wy_2 + y_0y_2 + y_1y_2 + wy_0y_1y_2$$

We can simplify all three expressions

$$Y_0 = \overline{wy_0} + \overline{wy_0}$$

$$Y_1 = \overline{wy_1} + y_1 \overline{y_0} + wy_0 \overline{y_1}$$

$$Y_1 = wy_1 + y_1y_0 + wy_0y_1$$

$$Y_2 = \overline{wy_2} + \overline{y_0y_2} + \overline{y_1y_2} + wy_0y_1\overline{y_2}$$

$$D_0 = \overline{w}y_0 + w\overline{y}_0$$
$$= w \oplus y_0$$

$$D_{1} = \overline{w}y_{1} + y_{1}\overline{y}_{0} + wy_{0}\overline{y}_{1}$$

$$= (\overline{w} + \overline{y}_{0})y_{1} + wy_{0}\overline{y}_{1}$$

$$= \overline{w}y_{0}y_{1} + wy_{0}\overline{y}_{1}$$

$$= wy_{0} \oplus y_{1}$$


$$D_{2} = \overline{w}y_{2} + \overline{y}_{0}y_{2} + \overline{y}_{1}y_{2} + wy_{0}y_{1}\overline{y}_{2}$$

$$= (\overline{w} + \overline{y}_{0} + \overline{y}_{1})y_{2} + wy_{0}y_{1}\overline{y}_{2}$$


$$= \overline{wy_{0}y_{1}}y_{2} + wy_{0}y_{1}\overline{y}_{2}$$

$$= wy_{0}y_{1} \oplus y_{2}$$

A three-bit counter with D flip-flops



A four-bit counter with D flip-flops




[Figure 5.23 from the textbook]

Summary

- The up-counters that we studied in Chapter 5 can now be derived using the sequential circuit approach
- We get the same circuit diagrams as before


Example 2: Implement a modulo-8 counter using JK Flip-Flops

JK Flip-Flop



$$D = \overline{JQ} + \overline{KQ}$$

JK Flip-Flop



JK	Q(t+1)	
0 0 0 1	Q(t)	JO
0 1	0	
1 0	1	[_K -
1 1	$\overline{\mathbf{Q}}(\mathbf{t})$	

(b) Truth table

(c) Graphical symbol

JK Flip-Flop (How it Works)


A versatile circuit that can be used both as a SR flip-flop and as a T flip flop

If J=0 and K =0 it stays in the same state

Just like SR It can be set and reset J=S and K=R

If J=K then it behaves as a T flip-flop

Transition Rules in terms of J and K



J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{Q}(t)$


- From 0 to 0
- J=0 and K= d

- From 0 to 1
- **J=1** and **K=** d

- From 1 to 0
- J=d and K= 1

- From 1 to 1
- J=d and K= 0

Transition Rules in terms of J and K



J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{Q}(t)$

- From 0 to 0
- J=0 and K= d

- From 0 to 1
- J=1 and K= d

- From 1 to 0
- J=d and K= 1
- $Q(t) \rightarrow Q(t+1) \mid J \mid K$ $0 \rightarrow 0$ 0 d
- $0 \rightarrow 1$

- From 1 to 1
- J=d and K= 0

- $1 \rightarrow 0$

Excitation table for the counter with JK flip-flops


	Present		Flip-flop inputs									
	state		w =	0				Count				
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	J_2K_2	J_1K_1	J_0K_0	$Y_2 Y_1 Y_0$	J_2K_2	J_1K_1	J_0K_0	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0		
A	000	000	0d	0d	0d	001	0d	0d	1d	000		
В	001	001	0d	0d	d0	010	0d	1d	d1	001		
C	010	010	0d	d0	0d	011	0d	d0	1d	010		
D	011	011	0d	d0	d0	100	1d	d1	d1	011		
Е	100	100	d0	0d	0d	101	d0	0d	1d	100		
F	101	101	d0	0d	d0	110	d0	1d	d1	101		
G	110	110	d0	d0	0d	111	d0	d0	1d	110		
Н	111	111	d0	d0	d0	000	d1	d1	d1	111		


Excitation table for the counter with JK flip-flops

	Present	Flip-flop inputs									
	state		w =	0	w = 1						
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	J_2K_2	J_1K_1	J_0K_0	$Y_2Y_1Y_0$	J_2K_2	J_1K_1	J_0K_0	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0	
A	000	000	0d	0d	0d	001	0d	0d	1d	000	
В	001	001	0d	0d	d0	010	0d	1d	d1	001	
C	010	010	0d	d0	0d	011	0d	d0	1d	010	
D	011	011	0d	d0	d0	100	1d	d1	d1	011	
E	100	100	d0	0d	0d	101	d0	0d	1d	100	
F	101	101	d0	0d	d0	110	d0	1d	d1	101	
G	110	110	d0	d0	0d	111	d0	d0	1d	110	
H	111	111	d0	d0	d0	000	d1	d1	d1	111	


$Q(t) \rightarrow Q(t+1)$	JK
0→0	0 d
$0 \rightarrow 1$	1 d
$1 \rightarrow 0$	d 1
1 → 1	d 0


	Present		Flip-flop inputs									
	state		w = 0 $w = 1$									
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$ J_2K_2 J_1K_1 J_0K_0 $Y_2Y_1Y_0$ J_2K_2 J_1K_1 J_0K_0							<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0			
A	000	000	0d	0d	0d	001	0d	0d	1d	000		
В	001	001	0d	0d	d0	010	0d	1d	d1	001		
C	010	010	0d	d0	0d	011	0d	d0	1d	010		
D	011	011	0d	d0	d0	100	1d	d1	d1	011		
E	100	100	d0	0d	0d	101	d0	0d	1d	100		
F	101	101	d0	0d	d0	110	d0	1d	d1	101		
G	110	110	d0	d0	0d	111	d0	d0	1d	110		
Н	111	111	d0	d0	d0	000	d1	d1	d1	111		







	Present		Flip-flop inputs									
	state		. w =	0				Count				
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	J_2K_2	J_1K_1	J_0K_0	$Y_2 Y_1 Y_0$	J_2K_2	J_1K_1	J_0K_0	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0		
A	000	000	0d	0d	0d	001	0d	0d	1d	000		
В	001	001	0d	0d	d0	010	0d	1d	d ₁	001		
C	010	010	0d	d0	0d	011	0d	d0	1d	010		
D	011	011	0d	d0	d0	100	1d	d1	d ₁	011		
E	100	100	d0	0d	0d	101	d0	0d	1d	100		
F	101	101	d0	0d	d0	110	d0	1d	d ₁	101		
G	110	110	d0	d0	0d	111	d0	d0	1d	110		
Н	111	111	d0	d0	<u>d</u> 0	000	d1	d1	<u>d</u> 1	111		







	Present		Flip-flop inputs										
	state		. w =	0				Count					
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	J_2K_2	J_1K_1	J_0K_0	$Y_2 Y_1 Y_0$	J_2K_2	J_1K_1	J_0K_0	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0			
A	000	000	0d	0d	0 <mark>d</mark>	001	0d	0d	1d	000			
В	001	001	0d	0d	d0	010	0d	1d	d1	001			
C	010	010	0d	d0	0d	011	0d	d0	1d	010			
D	011	011	0d	d0	d0	100	1d	d1	d1	011			
E	100	100	d0	0d	0d	101	d0	0d	1d	100			
F	101	101	d0	0d	d0	110	d0	1d	d1	101			
G	110	110	d0	d0	0d	111	d0	d0	1d	110			
Н	111	111	d0	d0	d0	000	d1	d1	d1	111			







	Present		Flip-flop inputs									
	state		w =	0				Count				
ļ	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$ J_2K_2 J_1K_1 J_0K_0 $Y_2Y_1Y_0$ J_2K_2 J_1K_1 J_0K_0							<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0			
A	000	000	0d	0d	0d	001	0d	0d	1d	000		
В	001	001	0d	0d	d0	010	0d	1d	d1	001		
C	010	010	0d	d0	0d	011	0d	d0	1d	010		
D	011	011	0d	d0	d0	100	1d	d1	d1	011		
E	100	100	d0	0d	0d	101	d0	0d	1d	100		
F	101	101	d0	0d	d0	110	d0	1d	d1	101		
G	110	110	d0	d0	0d	111	d0	d0	1d	110		
Н	111	111	d0	d0	d0	000	d1	d1	d1	111		







	Present		Flip-flop inputs									
	state		w = 0 $w = 1$									
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$ J_2K_2 J_1K_1 J_0K_0 $Y_2Y_1Y_0$ J_2K_2 J_1K_1 J_0K_0						<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0				
A	000	000	0d	0d	0d	001	0d	0d	1d	000		
В	001	001	0d	0d	d0	010	0d	1d	d1	001		
C	010	010	0d	d0	0d	011	0d	d0	1d	010		
D	011	011	0d	d0	d0	100	1d	d1	d1	011		
E	100	100	d0	0d	0d	101	d0	0d	1d	100		
F	101	101	d0	0d	d0	110	d0	1d	d1	101		
G	110	110	d0	d0	0d	111	d0	d0	1d	110		
Н	111	111	d0	d0	d0	000	d1	d1	d1	111		







	Present		Flip-flop inputs									
	state		w =	0				Count				
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	J_2K_2	J_1K_1	J_0K_0	$Y_2 Y_1 Y_0$	J_2K_2	J_1K_1	J_0K_0	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0		
A	000	000	0d	0d	0d	001	0d	0d	1d	000		
В	001	001	0d	0d	d0	010	0d	1d	d1	001		
C	010	010	0d	d0	0d	011	0d	d0	1d	010		
D	011	011	0d	d0	d0	100	1d	d1	d1	011		
E	100	100	d0	0d	0d	101	d0	0d	1d	100		
F	101	101	d0	0d	d0	110	d0	1d	d1	101		
G	110	110	d0	d0	0d	111	d0	d0	1d	110		
Н	111	111	d0	d0	d0	000	d1	d1	d1	111		







	Present Flip-flop inputs									
	state	w = 0		w = 1			Count			
	<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	J_2K_2	J_1K_1	J_0K_0	$Y_2 Y_1 Y_0$	J_2K_2	J_1K_1	J_0K_0	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
A	000	000	0d	0d	0d	001	0d	0d	1d	000
В	001	001	0d	0d	d0	010	0d	1d	d1	001
C	010	010	0d	d0	0d	011	0d	d0	1d	010
D	011	011	0d	d0	d0	100	1d	d1	d1	011
E	100	100	d0	0d	0d	101	d0	0d	1d	100
F	101	101	d0	0d	d0	110	d0	1d	d1	101
G	110	110	d0	d0	0d	111	d0	d0	1d	110
Н	111	111	d0	d0	d0	000	d1	d1	d1	111













Karnaugh maps for the second JK flip-flop









Circuit diagram using JK flip-flops

$$J_{0} = w$$

$$K_{0} = w$$

$$J_{1} = wy_{0}$$

$$K_{1} = wy_{0}$$

$$K_{1} = wy_{0}$$

$$K_{2} = wy_{0}y_{1}$$

$$K_{2} = wy_{0}y_{1}$$

Clock -

Resetn

Circuit diagram using JK flip-flops

$$J_0 = w$$
$$K_0 = w$$


$$K_0 = w$$

$$J_1 = wy_0$$

$$K_1 = wy_0$$


$$J_2 = wy_0y_1$$
$$K_2 = wy_0y_1$$

$$K_2 = w y_0 y_1$$



[Figure 6.67 from the textbook]

Factored-form implementation of the counter



[Figure 6.68 from the textbook]

Another Example (A Different "Counter")

Goal

- Implement a 3-bit counter using the sequential circuit approach that counts the pulses on the input line w.
- The counter must count in the following sequence:
 0, 4, 2, 6, 1, 5, 3, 7, 0, 4, 2, ...
- The count must be represented directly by the flipflop values. No extra gates are allowed.
- In other words, count = Q₂ Q₁ Q₀
- The count changes based on the input signal w:
 - If w=0, then the count remains the same
 - If w=1, then the count is advanced by one

Goal

- Implement a 3-bit counter using the sequential circuit approach that counts the pulses on the input line w.
- The counter must count in the following sequence:
 0, 4, 2, 6, 1, 5, 3, 7, 0, 4, 2, ...
- The count must be represented directly by the flipflop values. No extra gates are allowed.
- In other words, count = Q₂ Q₁ Q₀
- The count changes based on the input signal w:
 - If w=0, then the count remains the same
 - If w=1, then the count is advanced by one

Clock = w

By flipping the order of the bits we get

000		000
001		100
010		010
011		110
100		001
101		101
110		011
111		111

By flipping the order of the bits we get

0	000	→ 000	0
1	001	100	4
2	010	010	2
3	011	110	6
4	100	001	1
5	101	101	5
6	110	011	3
7	111	→ 111	7

State table for the counterlike example


Present state	Next state	Output z2z1z0
A	В	000
В	C	100
C	D	010
D	Е	110
E	F	001
F	G	101
G	Н	011
Н	A	111

State-assigned table for this example

Present	Next	Output
state	state	
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111

K-maps for Y_2 , Y_1 , and Y_0

Present	Next	Output
state	state	
<u> </u>	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111



K-maps for Y_2 , Y_1 , and Y_0

Present	Next	Output
state	state	
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	010	100
010	1 10	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111

y_1y_0					
y_2	00	01	11	10	
0					
1					


Notice that these are scrambled

K-maps for Y_2 , Y_1 , and Y_0


Present	Next	Output	
state	state		
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>z</i> 2 <i>z</i> 1 <i>z</i> 0	y_1y_0
000	100	000	y ₂ 00 01 11 10
100	010	100	0
010	1 10	010	
110	001	110	1 >
001	101	001	
101	011	101	
011	111	011	
111	000	111	

Notice that these are scrambled

Present	Next	Output
state	state	
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111




Present state	Next state	Output
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>z</i> 2 <i>z</i> 1 <i>z</i> 0
000	100	000
100	0 10	100
010	1 10	010
110	001	110
001	<mark>1</mark> 01	001
101	0 11	101
011	1 11	011
111	000	111



Present	Next	Output
state	state	
<u> </u>	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	0 10	100
010	1 10	010
110	001	110
001	<mark>1</mark> 01	001
101	0 11	101
011	1 11	011
111	000	111

y_1y_0					
y_2	00	01	11	10	
0	1	1	1	1	
1	0	0	0	0	

Present	Next	Output
state	state	
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	0 10	100
010	1 10	010
110	001	110
001	<mark>1</mark> 01	001
101	0 11	101
011	1 11	011
111	000	111



$$Y_2 = \overline{y}_2$$

Present	Next	Output
state	state	
<u> </u>	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111

y_1y_0	0			
y_2	00	01	11	10
0				
1				


Present state	Next state	Output
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	z2Z1Z0
000	100	000
100	010	100
010	1 10	010
110	001	110
001	101	001
101	0 1 1	101
011	111	011
111	000	111

y_1y_0	0			
<i>y</i> ₂	00	01	11	10
0				
1				

Present	Next	Output
state	state	
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	0 1 1	101
011	111	011
111	000	111

y_1y_0	0			
<i>y</i> ₂ _	00	01	11	10
0	0	0	1	1
1	1	1	0	0


Present	Next	Output
state	state	
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	0 1 1	101
011	1 1 1	011
111	000	111



$$Y_1 = y_2 \overline{y_1} + \overline{y_2} y_1$$

$$XOR$$


Present state	Next state	Output
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>z</i> 2 <i>z</i> 1 <i>z</i> 0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	11 <mark>1</mark>	011
111	000	111



Present	Next	Output
state	state	
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111


y_1y_0	0			
y_2	00	01	11	10
0	0	1	1	0
1	0	1	0	1

Present state	Next state	Output
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	Z2Z1Z0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	11 <mark>1</mark>	011
111	000	111



$$Y_0 = \overline{y_1}y_0 + \overline{y_2}y_0 + y_2y_1\overline{y_0}$$

Present	Next	Output
state	state	
<i>y</i> 2 <i>y</i> 1 <i>y</i> 0	$Y_2Y_1Y_0$	<i>Z</i> 2 <i>Z</i> 1 <i>Z</i> 0
000	100	000
100	010	100
010	110	010
110	001	110
001	101	001
101	011	101
011	111	011
111	000	111




$$Y_{0} = \overline{y_{1}}y_{0} + \overline{y_{2}} y_{0} + y_{2} y_{1} \overline{y_{0}}$$

$$= (\overline{y_{1}} + \overline{y_{2}}) y_{0} + y_{2} y_{1} \overline{y_{0}}$$


$$= (\overline{y_{1}} y_{2}) y_{0} + (y_{2} y_{1}) \overline{y_{0}}$$

$$= (y_{1} y_{2}) \oplus y_{0}$$

Let's Draw the Circuit for this example



Let's Draw the Circuit for this example




The Circuit for this example

$$Y_2 = \overline{y}_2$$

$$Y_1 = y_1 \oplus y_2$$

$$Y_0 = (y_1 y_2) \oplus y_0$$



Questions?

THE END