**CprE 281: Digital Logic** 

Midterm 2: Monday Oct. 28, 2013

#### **Student Name:**

#### **Student ID Number:**

Lab Section: Mon 9-12(N), Tue 2-5(M), Wed 8-11(J), Thu 2-5(L), Thu 5-8(K), Fri 11-2(G) (circle one)

## 1. True/False Questions ( $10 \times 1p \text{ each} = 10p$ )

- (a) I forgot to write down my name and student ID number.

  TRUE / FALSE
- (b) An edge-triggered D flip-flop can be implemented with 6 NAND gates. (TRUE) / FALSE
- (c) An XOR gate can be implemented with 2 NAND gates.


  TRUE / (FALSE)
- (d) Any Boolean function can be implemented using only 2-to-1 multiplexers. (TRUE) / FALSE
- (e) Any Boolean function can be implemented using only AND and OR gates. TRUE /(FALSE)
- (f) Any Boolean function can be implemented using only XNOR gates. TRUE / FALSE
- (g) The outputs of a binary encoder are one-hot encoded.

  TRUE / (FALSE)
- (h) The outputs of a priority encoder are one-hot encoded. TRUE FALSE
- (i) Binary subtraction is easier with 2's complement than with 1's complement. (TRUE) / FALSE
- (j) to\_be  $\mid \sim$  to\_be

# 2. Function Implementation with a Decoder (10p)

Implement the Boolean function  $f(x, y, z) = \Pi M(2,5,7)$  using a 3-to-8 decoder and one OR gate. Draw the circuit diagram and clearly label all inputs, pins, and outputs.

To use the decoder we need the minterms, not the maxterms. In this case, the equivalent function is: f(x, y, z) = Em(0, 1, 3, 4, 6).



## 3.Binary Addition and Subtraction ( $5 \times 3p$ each = 15p)

Convert the following integers into binary numbers and perform the addition or subtraction using 2's complement if necessary. Write your answers and all intermediary steps to the right of each problem. Use 5-bit numbers for all problems and indicate if any bits need to be ignored.

(+5) 
$$(-3)$$
 + 1 1101  
 $(+2)$   $(-3)$  + 0 0 0 1 0  
Tignore  $(-6)$   $(-00110)$   $\Rightarrow$  11010 11010  
 $(-3)$   $(-00011)$   $\Rightarrow$  11101  $\Rightarrow$  00011  
 $(-3)$   $(-$ 

Ignore

- 4. Number Conversions  $(4 \times 5p \text{ each} = 20p)$ 
  - (a) Convert  $BF400000_{16}$  (a 32-bit float stored in IEEE 754 format) to decimal:

$$1011\ 1111\ 0100\ 0000\ 0000\ 0000\ 0000\ 0000$$

$$|A_{=\frac{1}{2}}|$$

$$(-1)^{1}\times2^{126-127}\times(1+\frac{1}{2})=-1\times2^{-1}\times1.5=-\frac{1.5}{2}=-0.75$$

(c) Write down the 32-bit floating point representation for the real number 10.0

(c) Write down the 32-bit floating point representation for the real number 10.0

$$\frac{10}{8} = 1.25 \qquad \Rightarrow \qquad 10.0 = (-1)^{0} \times 2^{3} \times 1.25$$

$$= (-1)^{0} \times 2^{130-127} \times (1 + \frac{1}{4})$$
Result:
$$\frac{1}{40} = \frac{1}{40} \times 2^{130-127} \times (1 + \frac{1}{4})$$
Pos; hve
$$\frac{1}{40} = \frac{1}{40} \times 2^{130-127} \times (1 + \frac{1}{4})$$

(d) Write down the 32-bit floating point representation for the real number -5.5

$$-5.5/4 = -1.375 = -5.5 = -1 \times 2^{2} \times 1.375$$

$$= (-1)^{1} \times 2^{129-127} \times (1 + 0.375)$$

$$-1^{2} \times 0.375 \times 2 = 0.750$$


$$-2^{8} \times 0.75 \times 2 = 1.50$$

$$0.5 \times 2 = 1.0$$


$$0.0 \times 2 \times 0.0$$

result: 1/10000001/01100..... 0/

- 5. Chip Implementation (10p)
  - a) Draw the circuit diagram for a gated SR latch.




b) Implement the gated SR latch from a) using only the available chips shown below. Add the necessary wires and labels for the inputs and outputs to get the desired circuit.



# 6. Half-Adder with 2-to-1 Multiplexers (10p)

Implement a half-adder using only 2-to-1 multiplexers and no other logic gates. Add the necessary wires and label clearly all inputs and outputs of your circuit. Show your intermediary calculations and derivations and clearly indicate your final result.



X	× ×	Sum	Carry
0	0	0	0
C	1	1 1	0
1	0	1	0
1	1	0	1


Putting it all together:

# 7. Half-Adder with 4-to-1 Multiplexers (10p)


Implement a half-adder using only 4-to-1 multiplexers and <u>no additional</u> logic gates. Add the necessary wires and label clearly all inputs and outputs of your circuit. Show your intermediary calculations and derivations and clearly indicate your final result.

## 8. Full-Adder with 4-to-1 Multiplexers (10p)


Implement a full-adder using only 4-to-1 multiplexers. No other logic gates are allowed. Add the necessary wires and label all inputs and outputs of your circuit. Show your intermediary calculations and derivations and clearly indicate your final result.



- 9. Demultiplexers (5p + 10p = 15p)
- (a) Draw the circuit diagram for a 1-to-2 demultiplexer. Label all inputs and outputs.




(a) Use several instances of your circuit from part (a) to build a 1-to-4 demultiplexer. Hint: come up with a graphical symbol for your solution in part (a) to simplify things.





# 10. Comparator Circuit $(4 \times 5p = 20p)$ [Use the space on the next page if needed.]

- a) Draw the combined truth table for a function with two outputs that compares two 2-bit binary numbers (let's call them A and B). The first output is 1 if A > B and 0 otherwise. The second output is 1 if A < B and zero otherwise.
- b) Use a K-map to optimize the first output.
- c) Use a K-map to optimize the second output.
- d) Draw the circuit diagram for the two-bit comparator circuit.

Az	Ao	В	Bo	A > B	A <b< th=""><th></th></b<>	
D	D	D	0	0	0	
0	0	0	1	0	1	
0	0	1	0	0	1	
0	0	1	1	0	1	
0	1	0	0	1	0	
0	1	0	1	0	0	
0	1	1	0	0	1	
0	1	1	1	0	1	
1	0	0	0	1	0	
1	0	0	1	1	0	
1 1 1	6	1	0	0	0	
	0	0	0	1	0	
1	1	0	1	1	0	
1	1	1		1	0	
1	1	1	0	0	0	







Question	Max	Score
1. True/False	10	
2. Decoders	10	
3. Addition/Subtraction	15	
4. Number Conversions	20	
5. Chip Implementation	10	
6. Half-Adder (2-to-1)	10	
7. Half-Adder (4-to-1)	10	
8. Full-Adder (4-to-1)	10	
9. Demultiplexers	15	
10. Comparator Circuit	20	
TOTAL:	130	