Computer Architecture

Final Project: Report

Habib Shahzad, hs05888

Hammad Ahmed, ha05890

TASK I (Link: RISC V Processor)

A single-cycle processor which can run the bubble sort code

Parsing the instruction

```
module instructionParser(
     input [31:0] instruction,
2
3
     output [6:0] opcode,
4
5
     output [4:0] rd,
     output [2:0] funct3,
     output [4:0] rs1,
     output [4:0] rs2,
     output [6:0] funct7
9
10 );
11
     assign funct7 = instruction[31:25];
12
     assign rs2 = instruction[24:20];
13
     assign rs1 = instruction[19:15];
14
     assign funct3 = instruction[14:12]:
15
     assign rd = instruction[11:7]:
16
     assign opcode = instruction[6:0];
17
18
  endmodule
19
```

Adder

```
59 module adder (
     input [63:0] a,
60
     input [63:0] b,
61
     output reg [63:0] out
62
63 );
64
65
     always @(*)
       begin
66
67
         out = a + b:
68
       end
69
70 endmodule
```

Multiplexer

```
1 module mux(A, B, S, Y);
2
3 output [63:0] Y;
4 input S;
5 input [63:0] A, B;
6
7 assign Y = (S ? B:A);
8
9 endmodule
```

Program Counter

```
38 module Program_Counter (
39
     input clk,
40
     input reset,
     input [63:0] PC_in,
41
     output reg [63:0] PC_out
42
   );
43
44
45
     always @(posedge clk or posedge reset)
46
       begin
         if (reset)
47
            begin
48
              PC_out = 0;
49
50
              end
51
           begin
              PC_out = PC_in;
53
54
              end
55
       end
56
  endmodule
```

ALU Control

```
1 module ALU_Control(
     input [1:0] ALUOp,
     input [3:0] Funct,
     output reg [3:0] Operation
5
6);
     always @(*)
8
         begin
9
         case ( ALUOp )
10
           2'b00: Operation = 4'b0010;
11
           2'b01: Operation = 4'b0110;
12
           2'b10:
13
             begin
14
15
               case (Funct)
                 4'b0000: Operation = 4'b0010;
16
                 4'b1000: Operation = 4'b0110;
17
                 4'b0111: Operation = 4'b0000 ;
18
                 4'b0110: Operation = 4'b0001;
19
20
               endcase
21
           default: Operation = 4'b0;
22
23
         endcase
24
       end
25
26 endmodule
```

Immediate Data Extractor

```
SV/Verilog Design
1 module immediateGenerator(
    input [31:0] instruction,
    output reg[63:0] imm_data
3
4);
5
    wire [6:0] opcode;
6
       assign opcode = instruction[6:0];
8
       always @ (*)
9
       begin
10
         case ( opcode[6:5] )
11
12
           2'b00: imm_data[11:0] = {instruction[31:20]};
13
14
           2'b01:imm_data[11:0] = {instruction[31:25], instruction[11:7]
15
16
           2'b11: imm_data[11:0] = {instruction[31], instruction[7],
17
   instruction[30:25], instruction[11:8] };
18
           default: imm_data[11:0] = 12'b0;
19
         endcase
20
21
         imm_data = { {52 { imm_data[11] } } , imm_data[11:0] } ;
22
23
24 endmodule
25
```

Control Unit

```
module Control_Unit(
2
     input [6:0] opcode,
3
4
     output reg branch,
5
     output reg MemRead,
6
     output reg MemToReg,
7
     output reg [1:0] ALUOp,
8
     output reg MemWrite,
9
     output reg ALUSrc,
10
     output reg RegWrite
11 );
```

```
always @(opcode)
13
14
       begin
         case ( opcode )
15
16
           7'b0110011: // R
17
             begin
                       = 1'b0 :
18
               ALUSrc
               MemToReq = 1'b0:
19
20
               RegWrite = 1'b1 :
               MemRead = 1'b0 :
21
               MemWrite = 1'b0 ;
22
               branch = 1'b0;
23
24
               ALU0p
                        = 2'b10;
25
             end
           7'b0000011: // I (ld)
26
27
             begin
                       = 1'b1 :
28
               ALUSic
               MemToReg = 1'b1 :
29
               RegWrite = 1'b1 :
30
               MemRead = 1'b1 :
31
               MemWrite = 1'b0;
32
               branch = 1'b0;
33
               aLU0p
                        = 2'b00:
34
35
             end
           7'b0100011: // I (sd)
36
             begin
37
               ALUSrc = 1'b1 :
38
               MemToReg = 1'bx;
39
               RegWrite = 1'b0;
40
               MemRead = 1'b0;
41
               MemWrite = 1'b1;
42
               branch = 1'b0 :
43
               ALU0p
                        = 2'b00:
44
             end
45
```

```
7'b1100011: // SB (beq)
46
47
             begin
               ALUSrc = 1'b0 :
48
               MemToReg = 1'bx;
49
               RegWrite = 1'b0;
50
51
               MemRead = 1'b0;
52
               MemWrite = 1'b0;
               branch = 1'b1:
53
               ALU0p
                        = 2'b01:
54
             end
55
           7'b0010011: // I (addi)
56
57
             begin
               ALUSic
                      = 1'b1 :
58
               MemToReg = 1'b0;
59
60
               RegWrite = 1'b1;
61
               MemRead = 1'b0;
62
               MemWrite = 1'b0;
63
               branch = 1'b0;
               ALU0p
                        = 2'b00;
64
             end
65
           default:
66
67
             begin
                       = 1'b0;
               ALUSrc
68
               MemToReg = 1'b0;
69
               RegWrite = 1'b0;
70
               MemRead = 1'b0;
71
               MemWrite = 1'b0;
72
               branch = 1'b0;
73
               ALU0p
                        = 2'b0;
74
             end
75
76
         endcase
       end
77
78 endmodule
```

Bubble Sort Code (Where A is an array)

```
for i in range(len(A)):
    for j in range(i,len(A)):
        if A[i] < A[j]:
            temp = A[i]
            A[i] = A[j]
            A[j] = temp</pre>
```

CONVERTING THE CODE INTO RISC-V →

```
OuterLoop:
       beq x27, x11, Exit
InnerLoop:
       add x21 \times 10 \times 5
       add x22 x10 x6
       Id \times I3 \ O(\times 21) \#a[j]
       Id \times I4 \ 0(\times 22) \ #a[i]
       blt x14 x13 swap
x:
       addi x28, x28, 1
       addi x5 x5 4
       blt x28, x11, InnerLoop
ResetInnerLoop:
       addi x27, x27, I
       add x28, x27, x0
       addi x6 x6 4
       add x5 x0 x6
       beq x0, x0, OuterLoop
swap:
       add x30 \times 0 \times 14
       sd \times 13 0(\times 22)
       sd x30 0(x21)
       beq x0 x0 x
Exit:
```

Hex Codes of our instructions

04bd8463 00550ab3 00650b33 000ab683 000Ь3703 02d74263 001e0e13 00828293 febe42e3 001d8d93 000d8e33 00830313 006002ь3 fc0006e3 00e00f33 00db3023 01eab023 fc000ae3

Helping Us Display the Verilog code:

```
bins = []
for hexCode in hexCodes:
     bins.append( convertToBinary(hexCode) )
 bins = bins[::-1]
def printVerilogCode():
     k = (len(bins)*4) - 1
     print(f'\treg [7:0] memory [{k}:0];')
     print('\tinitial begin')
     for i in range(len(bins)):
         x = bins[i]
         a = x[0:8]
         b = x[8:16]
         c = x[16:24]
         d = x[24:32]
         print ( f'' \setminus t \text{ memory}[\{k-0\}] = 8'b\{a\};")
         print ( f"\t memory[{k-1}] = 8'b{b};")
         print ( f"\t memory[{k-2}] = 8'b{c};")
         print ( f"\t memory[{k-3}] = 8'b{d};")
         print()
         k -= 4
     print('\tend')
 printVerilogCode()
```

Instruction Memory

```
module Instruction_Memory (
input [63:0] Inst_Address,
output reg [31:0] Instruction

input reg [31:0] Instruction
```

```
6 reg [7:0] memory [71:0];
          initial begin
                                                      memory[43] = 8'b000000000;
           memory[71] = 8'b111111100;
                                                      memory[42] = 8'b00001101;
                                         44
           memory[70] = 8'b000000000;
9
                                         45
                                                      memory[41] = 8'b10001110;
           memory[69] = 8'b00001010;
10
                                                      memory[40] = 8'b00110011;
                                         46
           memory[68] = 8'b11100011;
                                         47
                                                      memory[39] = 8'b000000000;
                                         48
           memory[67] = 8'b00000001;
13
                                         49
                                                      memory[38] = 8'b00011101;
           memory[66] = 8'b11101010;
                                                      memory[37] = 8'b10001101;
                                         50
           memory[65] = 8'b10110000;
15
                                                      memory[36] = 8'b10010011;
                                         51
           memory[64] = 8'b00100011;
                                         52
                                         53
                                                      memory[35] = 8'b111111110;
           memory[63] = 8'b000000000;
                                                      memory[34] = 8'b10111110:
                                         54
           memory[62] = 8'b11011011;
                                                      memory[33] = 8'b01000010:
                                         55
           memory[61] = 8'b00110000;
           memory[60] = 8'b00100011;
                                                      memory[32] = 8'b11100011;
                                         56
                                         57
                                                      memory[31] = 8'b000000000;
           memory[59] = 8'b000000000;
                                         58
                                                      memory[30] = 8'b10000010;
           memory[58] = 8'b11100000;
                                         59
           memory[57] = 8'b00001111;
                                                      memory[29] = 8'b10000010;
                                         60
           memory[56] = 8'b00110011;
                                         61
                                                      memory[28] = 8'b10010011;
                                         62
           memory[55] = 8'b111111100;
                                         63
                                                      memory[27] = 8'b000000000;
           memory[54] = 8'b000000000;
                                                      memory[26] = 8'b00011110;
           memory[53] = 8'b00000110;
                                                      memory[25] = 8'b00001110;
                                         65
           memory[52] = 8'b11100011;
                                         66
                                                      memory[24] = 8'b00010011;
                                         67
           memory[51] = 8'b000000000;
                                         68
                                                      memory[23] = 8'b00000010;
           memory[50] = 8'b01100000;
                                                      memory[22] = 8'b11010111:
                                         69
           memory[49] = 8'b00000010;
                                                      memory[21] = 8'b01000010;
                                         70
           memory[48] = 8'b10110011;
                                                      memory[20] = 8'b01100011;
                                         71
           memory[47] = 8'b000000000;
                                         72
                                                      memory[19] = 8'b000000000;
                                         73
           memory[46] = 8'b10000011;
           memory[45] = 8'b00000011:
                                         74
                                                      memorv[18] = 8'b00001011:
                                                      memory[17] = 8'b00110111;
           memory[44] = 8'b00010011;
                                         75
                                                      memory[16] = 8'b00000011;
                                         76
```

```
memory[15] = 8'b000000000;
             memorv[14] = 8'b00001010:
79
             memory[13] = 8'b10110110;
             memory[12] = 8'b10000011;
82
             memory[11] = 8'b000000000;
83
             memory[10] = 8'b01100101;
             memory[9] = 8'b00001011;
85
             memory[8] = 8'b00110011;
86
             memory[7] = 8'b000000000;
88
             memory[6] = 8'b010101011;
89
             memory[5] = 8'b00001010;
             memory[4] = 8'b10110011;
91
92
             memory[3] = 8'b00000100;
            memory[2] = 8'b10111101;
94
             memory[1] = 8'b10000100;
95
             memory[0] = 8'b01100011;
96
98
            end
```

```
always @(*)
105
106
        begin
          Instruction = {
107
108
            memory[Inst_Address+3],
            memory[Inst_Address+2],
109
            memory[Inst_Address+1],
110
            memory[Inst_Address+0]
111
112
113
        end
114 endmodule
```

Data Memory

```
1 module Data_Memory (
2 input clk,
3 input MemWrite,
4 input [63:0] Mem_Addr,
5 input MemRead,
6 input [63:0] Write_Data,
7 output reg [63:0] Read_Data
8 );
```

Storing elements in the memory (lines 19-26) and storing elements from memory to an array and displaying the array in the log window (line 47).

```
reg [63:0] array [7:0];
10
11
     reg [7:0] memory [63:0];
12
     int i:
13
     initial begin
14
       for (i = 0; i < 64; i = i+1)
15
         begin
16
            memory[i] = 0;
17
18
          end
       memory[0] =
19
20
       memory[8] =
21
       memory[16] = 3;
       memory[24] = 4;
22
23
       memory[32] = 5;
       memory[40] = 6;
24
       memory[48] = 7;
25
26
       memory[56] = 8;
27
     end
28
     int k;
     always @(*) begin
29
30
     k = 0;
     for (i = 0; i < 8; i = i + 1)
31
32
       begin
          array[i] = {
33
            memory[k+7],
34
35
            memory[k+6].
            memory[k+5],
36
            memory[k+4],
37
            memory[k+3].
38
39
            memory[k+2],
            memory[k+1],
40
            memory[k+0]
41
42
         };
43
          k = k+8;
       end
44
     end
45
```

```
always @(*) $display ("%p", array);
47
48
     always @(posedge clk)
49
50
       begin
51
         if (MemWrite == 1)
52
           begin
              memory[Mem_Addr+7] = Write_Data[63:56];
53
              memory[Mem_Addr+6] = Write_Data[55:48];
54
              memory[Mem_Addr+5] = Write_Data[47:40];
55
              memory[Mem_Addr+4] = Write_Data[39:32];
56
              memory[Mem_Addr+3] = Write_Data[31:24];
57
              memory[Mem_Addr+2] = Write_Data[23:16];
58
              memory[Mem_Addr+1] = Write_Data[15:8];
59
              memory[Mem_Addr+0] = Write_Data[7:0];
60
61
       end
62
     always @(*)
63
       begin
64
         if (MemRead == 1)
65
           begin
66
              Read_Data = {
67
                memory [Mem_Addr+7],
68
                memory[Mem_Addr+6].
69
                memory[Mem_Addr+5],
70
                memory[Mem_Addr+4],
71
                memory [Mem_Addr+3],
72
                memory [Mem_Addr+2],
73
                memory[Mem_Addr+1],
74
                memory [Mem_Addr+0]
75
76
              1:
           end
77
       end
  endmodule
```

Register File (storing the length in 11th register)

```
module registerFile(
input [4:0] rs1,
input [4:0] rs2,
input [4:0] rd,
input [63:0] WriteData,
output reg [63:0] ReadData1,
output reg [63:0] ReadData2,
input clk,
input reset,
input RegWrite
```

```
reg [63:0] registers [31:0];
12
13
     int i;
     initial
14
15
       begin
         for (i = 0; i < 32; i+=1)
16
17
            begin
18
              registers[i] = 0;
19
         registers[11] = 8;
20
21
       end
22
     always @ (*)
23
24
       begin
         if (reset == 1)
25
26
            begin
              ReadData1 = 64'b0;
27
              ReadData2 = 64'b0;
28
29
            end
         else
30
            begin
31
              ReadData1 = registers[rs1];
32
              ReadData2 = registers[rs2];
33
            end
34
35
       end
     always @ (posedge clk)
36
37
       begin
          if (RegWrite)
38
39
            begin
              registers[rd] = WriteData;
40
41
       end
42
43 endmodule
```

ALU 64 bit

```
module ALU_64_bit (
input [63:0]a,
input [63:0]b,
input [3:0] ALUOp,
output reg [63:0] result,
input operation,
output reg branching
);
```

```
always @ (a or b or ALUOp)
10
       begin
11
        case (ALUOp)
           4'b0000: result = a & b;
12
                                         // AND
                                         // OR
           4'b0001: result = a | b;
13
           4'b0010: result = a + b;
                                         // add
14
           4'b0110: result = a - b;
                                         // sub
15
           4'b1100: result = ~(a | b); // NOR
16
17
         endcase
       end
18
```

This was the most difficult (yet the easiest thing) we found in task I. We essentially make the control signal named as branching either low or high depending on the instruction. We determine the instruction type by the seeing the input signal named as operation (which is essentially the most significant bit of funct3). If this signal is low, then we check if a and b are equal (beq) and if we if it low, we check if a is less than b (blt).

```
int bool;
     always@(*)
20
21
       begin
         case (operation)
22
           1'b0:
23
                     // beq
              begin
24
                branching = (result == 0) ? 1:0;
25
26
              end
           1'b1:
27
                    // blt
             begin
                bool = (a < b);
                branching = bool ? 1:0;
30
31
           default: branching = 0;
32
33
         endcase
34
       end
35
36 endmodule
```

Declaring the wires

```
wire [63:0] PC_Out;
19
20
     wire [63:0] add_out1;
21
22
     wire [63:0] add_out2;
23
     wire [31:0] instruction;
24
25
     wire [63:0] imm_data;
26
     wire [63:0] Read_Data;
27
     wire [63:0] Read_Data1;
28
     wire [63:0] Read_Data2:
29
30
     wire [3: 0] Operation;
31
     wire [63:0] Result:
32
33
34
     wire [6:0] opcode;
     wire [4:0] rd;
35
36
     wire [2:0] funct3:
     wire [4:0] rs1;
37
     wire [4:0] rs2;
38
     wire [6:0] funct7:
39
40
     wire branch;
41
     wire MemRead:
42
     wire MemToRea:
43
     wire [1:0] ALUOp;
44
     wire MemWrite;
45
     wire ALUSrc:
46
     wire RegWrite;
47
48
     wire [63:0] mux_out1;
49
     wire [63:0] mux_out2;
50
     wire [63:0] mux_out3;
51
52
     wire branching;
53
```

```
Program_Counter pc(
55
        .PC_in(mux_out1),
56
        .reset(reset).
57
        .clk(clk),
58
       .PC_out(PC_Out)
59
60
     );
61
62
     Instruction_Memory im(
        .Inst_Address(PC_Out).
63
       .Instruction(instruction)
64
65
     );
66
     adder a1(
67
        .a(PC_Out),
68
       .b(64'd4).
69
       .out(add_out1)
70
71
     );
72
73
     adder a2(
        .a(PC_Out),
74
        .b(imm_data << 1),</p>
75
       .out(add_out2)
76
77
     );
78
     instructionParser ip(
79
       .instruction(instruction).
80
       .opcode(opcode),
81
       .rd(rd),
82
       .funct3(funct3),
83
       .rs1(rs1),
84
       .rs2(rs2),
85
        .funct7(funct7)
86
87
     );
88
```

```
registerFile rf(
        .clk(clk),
90
        .reset(reset),
91
        .rs1(rs1),
92
        .rs2(rs2),
93
94
        .rd(rd),
        .WriteData(mux_out2),
95
        .RegWrite(RegWrite),
96
        .ReadData1(Read_Data1),
97
        .ReadData2(Read_Data2)
98
99 );
100
      Control_Unit cu(
101
        .opcode(opcode).
102
        .branch(branch),
103
        .MemRead(MemRead).
104
        .MemToReg(MemToReg),
105
        .ALUOp(ALUOp),
106
        .MemWrite(MemWrite),
107
        .ALUSrc(ALUSrc),
108
        .RegWrite(RegWrite)
109
      );
110
111
      ALU_64_bit alu(
112
        .a(Read_Data1),
113
        .b(mux_out3).
114
        .ALUOp(Operation),
115
        .result(Result),
116
        .branching(branching),
117
        .operation(funct3[2])
118
      );
119
```

Making some more connections

```
ALU_Control aluc(
121
        .ALUOp(ALUOp),
122
        .Funct({instruction[30],instruction[14:12]}),
123
        .Operation(Operation)
124
125
      );
126
      mux m1(
127
128
       .A(add_out1),
        .B(add_out2),
129
        .S(branch & branching),
130
        .Y(mux_out1)
131
      );
132
133
      mux m2(
134
135
       .A(Result),
        .B(Read_Data),
136
        .S(MemToReg).
137
        .Y(mux_out2)
138
     );
139
140
      mux m3(
141
       .A(Read_Data2),
142
143
       .B(imm_data),
        .S(ALUSrc),
144
145
        .Y(mux_out3)
     );
146
147
      immediateGenerator ig(
148
        .instruction(instruction),
149
        .imm_data(imm_data)
150
      );
151
```

```
Data_Memory dm(
153
        .clk(clk),
154
        .Mem_Addr(Result),
155
        .Write_Data(Read_Data2),
156
157
        .MemWrite(MemWrite),
        .MemRead(MemRead),
158
        .Read_Data(Read_Data)
159
      );
160
161
```

Simulation (LOG)

```
'{8, 7, 6, 5, 4, 3, 2, 1}
  '{8, 7, 6, 5, 4, 3, 2, 2}
  '{8, 7, 6, 5, 4, 3, 1,
  '{8, 7, 6, 5, 4, 3, 1, 3}
  '{8, 7, 6, 5, 4, 2, 1, 3}
  '{8, 7, 6, 5, 4, 2, 1, 4}
  '{8, 7, 6, 5, 3, 2, 1, 4}
  '{8, 7, 6, 5, 3, 2, 1, 5}
  '{8, 7, 6, 4, 3, 2, 1, 5}
  '{8, 7, 6, 4, 3, 2, 1, 6}
  '{8, 7, 5, 4, 3, 2, 1, 6}
  '{8, 7, 5, 4, 3, 2, 1, 7}
  '{8, 6, 5, 4, 3, 2, 1, 7}
  '{8, 6, 5, 4, 3, 2, 1, 8}
  '{7, 6, 5, 4, 3, 2, 1, 8}
  '{7, 6, 5, 4, 3, 2, 2,
  '{7, 6, 5, 4, 3, 1, 2, 8}
  '{7, 6, 5, 4, 3, 1, 3, 8}
  '{7, 6, 5, 4, 2, 1, 3, 8}
  '{7, 6, 5, 4, 2, 1, 4, 8}
  '{7, 6, 5, 3, 2, 1, 4, 8}
  '{7, 6, 5, 3, 2, 1, 5, 8}
  '{7, 6, 4, 3, 2, 1, 5, 8}
  '{7, 6, 4, 3, 2, 1, 6, 8}
  '{7, 5, 4, 3, 2, 1, 6, 8}
# '{7, 5, 4, 3, 2, 1, 7, 8}
# '{6, 5, 4, 3, 2, 1, 7, 8}
```

```
'{6, 5, 4, 3, 2, 2, 7, 8}
# '{6, 5, 4, 3, 1, 2, 7,
 '{6, 5, 4, 3, 1, 3, 7,
 '{6, 5, 4, 2, 1, 3, 7,
 '{6, 5, 4, 2, 1, 4, 7,
 '{6, 5, 3, 2, 1, 4, 7, 8}
 '{6, 5, 3, 2, 1, 5, 7, 8}
 '{6, 4, 3, 2, 1, 5, 7, 8}
 '{6, 4, 3, 2, 1, 6, 7, 8}
 '{5, 4, 3, 2, 1, 6, 7,
# '{5, 4, 3, 2, 2, 6, 7, 8}
 '{5, 4, 3, 1, 2, 6, 7,
 '{5, 4, 3, 1, 3, 6, 7, 8}
 '{5, 4, 2, 1, 3, 6, 7,
 '{5, 4, 2, 1, 4, 6, 7, 8}
 '{5, 3, 2, 1, 4, 6, 7, 8}
 '{5, 3, 2, 1, 5, 6, 7, 8}
 '{4, 3, 2, 1, 5, 6, 7, 8}
 '{4, 3, 2, 2, 5, 6, 7, 8}
# '{4, 3, 1, 2, 5, 6, 7, 8}
 '{4, 3, 1, 3, 5, 6, 7,
 '{4, 2, 1, 3, 5, 6, 7, 8}
 '{4, 2, 1, 4, 5, 6, 7,
# '{3, 2, 1, 4, 5, 6, 7, 8}
# '{3, 2, 2, 4, 5, 6, 7, 8}
 '{3, 1, 2, 4, 5, 6, 7, 8}
```

Sorted array →

```
# '{3, 1, 3, 4, 5, 6, 7, 8}


# '{2, 1, 3, 4, 5, 6, 7, 8}

# '{2, 2, 3, 4, 5, 6, 7, 8}

# '{1, 2, 3, 4, 5, 6, 7, 8}

# exit
```


EMP wave



TASK I (Link: RISC V Processor)

TASK (Link: <u>Pipelined RISC Processor</u>)

A pipelined processor based on the following diagram



The following modules (IFID, IDEX, EXMEM, MEMWB) essentially just sets the output equal to the input at the positive edge of the clock.

Instruction Fetch/Instruction Decode

```
module IFID (
input clk, reset,
input [31:0]instructionIn,
input [63:0] addressIn,

output reg [31:0] instructionOut,
output reg [63:0] addressOut

);
```

```
10 always @(posedge clk)
11 begin
12 if (reset)
13 begin
14 instructionOut = 0;
15 addressOut = 0;
16 end
```

Instruction Decode/Execute

```
module IDEX (
     input clk,reset,
 2
     input MemRead,
 3
     input MemtoReg.
 4
 5
     input MemWrite.
     input ALUSrc.
 6
     input RegWrite,
 7
     input branch,
 8
 9
     input [63:0] ReadData1,
     input [63:0] ReadData2.
10
     input [63:0] imm_data,
11
     input [63:0] address,
12
     input [3:0] funct,
13
     input [4:0] rd.
14
     input [4:0] rs1,
15
     input [4:0] rs2.
16
     input [1:0] AluOp,
17
18
     output reg MemReadOut,
19
     output reg MemtoRegOut,
20
21
     output rea MemWriteOut.
22
     output reg ALUSrcOut,
23
     output reg RegWriteOut,
24
     output reg branchOut,
25
     output reg [63:0] ReadData1Out,
26
     output reg [63:0] ReadData2Out,
27
     output reg [63:0] imm_dataOut,
     output reg [63:0] addressOut,
28
     output reg [3:0] functOut,
29
30
     output reg [4:0] rdOut,
     output rea [4:0] rs10ut.
31
     output reg [4:0] rs20ut,
32
     output reg [1:0] AluOpOut
33
34
```

```
always @(posedge clk )
36
       begin
37
       if (reset)
38
39
          begin
            MemReadOut
                           = 0:
40
            MemtoRegOut
                           = 0:
41
            MemWriteOut
                           = 0;
42
            ALUSrcOut
                           = 0:
43
            ReaWriteOut
                           = 0:
44
            branchOut
                           = 0:
45
            ReadData10ut = 0:
46
            ReadData2Out = 0:
47
48
            imm_dataOut
            addressOut
                           = 0;
49
            functOut
50
            rdOut
51
            rs10ut
52
                           = 0;
53
            rs20ut
            Alu0p0ut
                           = 0;
54
55
       end
```

```
else
56
           begin
57
           MemReadOut
                         = MemRead;
58
59
           MemtoReaOut = MemtoRea:
60
           MemWriteOut = MemWrite:
           ALUSrcOut
                          = ALUSrc;
61
           RegWriteOut = RegWrite;
62
           branchOut
                          = branch;
63
           ReadData10ut = ReadData1;
64
           ReadData2Out = ReadData2:
65
           imm_dataOut = imm_data;
66
67
           addressOut
                         = address:
           functOut
                          = funct;
68
           rdOut
                         = rd:
69
           rs10ut
                         = rs1:
70
           rs20ut
                         = rs2;
71
           Alu0p0ut
                         = Alu0p:
72
73
           end
       end
75 endmodule
```

Execute/Memory Access

```
module EXMEM(
     input clk, reset,
3
     input MemRead,
4
5
     input memToReg,
     input MemWrite,
6
     input regWrite,
7
     input branch,
8
     input [63:0] WriteData,
9
10
     input [63:0] add2,
     input [4:0]
                   rd,
11
12
     input [63:0] AluResult,
13
     input zero,
14
15
     output reg MemWriteOut,
     output reg MemReadOut,
16
     output reg memToRegOut,
17
     output reg regWriteOut,
18
     output reg branchOut,
19
     output reg [63:0] WriteDataOut,
20
     output reg [63:0] add20ut,
21
     output reg [4:0] rdOut,
22
     output reg [63:0] AluResultOut,
23
     output reg zeroOut
24
25 );
```

```
always @(posedge clk )
27
       begin
28
29
          if (reset)
30
       beain
         MemWriteOut = 0;
31
         MemReadOut
                        = 0:
32
33
         memToRegOut = 0;
         regWriteOut
                       = 0:
34
35
         branchOut
                        = 0:
         WriteDataOut = 0;
36
         add20ut
                       = 0;
37
         rdOut
38
                        = 0:
         AluResultOut = 0;
39
         zeroOut
                        = 0:
40
       end
41
```

```
else
42
43
           begin
44
             MemReadOut
                            = MemRead;
             memToRegOut = memToReg;
45
             MemWriteOut = MemWrite:
46
             regWriteOut = regWrite;
47
                            = branch;
              branchOut
48
             WriteDataOut = WriteData;
49
              add20ut
                            = add2:
50
             rdOut
                            = rd:
51
             AluResultOut = AluResult;
52
53
              zeroOut
                           = zero;
54
           end
55
       end
56 endmodule
```

Memory Access/Write back

```
module MEMWB (
     input clk,reset,
3
     input MemToReg,
    input RegWrite,
4
5
    input [63:0] ReadData,
     input [63:0] AluResult,
6
7
     input [4:0] rd,
8
9
    output reg MemToRegOut,
    output reg RegWriteOut,
10
    output reg [63:0] ReadDataOut ,
11
     output reg [63:0] AluResultOut,
12
     output reg [4:0]rdOut
13
14);
```

```
always @(posedge clk)
16
       begin
17
         if (reset)
18
           begin
19
20
             MemToRegOut = 0;
             RegWriteOut = 0;
21
             ReadDataOut = 0;
22
23
             AluResultOut = 0;
             rdOut
24
                            = 0;
           end
25
```

```
else
26
           begin
27
             MemToRegOut
                           = MemToReg;
28
             RegWriteOut = RegWrite;
29
             ReadDataOut = ReadData;
30
             AluResultOut = AluResult:
31
             rdOut
                           = rd;
32
           end
33
34
       end
  endmodule
```

Forwarding Unit (pseudocode referenced from the book)

```
1 module forwardingUnit (
       input [4:0] rs1,
       input [4:0] rs2,
3
4
5
       input [4:0] exRd, // EXMEM RD
       input [4:0] wbRd, //MEMWB RD
6
       input exRegWrite, //EXMEM REGWRITE
8
       input wbRegWrite, //MEMWB REGWRITE
9
10
11
       output reg [1:0] forwardA,
12
       output reg [1:0] forwardB
42
```

```
always @(*)
15
16
       begin
         if ( (exRd == rs1) & (exRegWrite != 0 & exRd !=0))
17
              forwardA = 2'b10;
18
         else
19
           begin
20
              if (
21
                (wbRd == rs1) &
22
                (wbRegWrite != 0 & wbRd != 0) &
                ~((exRd == rs1) &(exRegWrite != 0 & exRd !=0)
24
25
                  forwardA = 2'b01;
26
              else
27
                  forwardA = 2'b00;
28
            end
29
         if (
30
31
            (exRd == rs2) &
            (exRegWrite != 0 & exRd !=0)
32
33
           forwardB = 2'b10;
34
35
         else
              begin
36
                if (
37
                  (wbRd == rs2) &
38
                  (wbRegWrite != 0 & wbRd != 0) &
39
                  ~((exRegWrite != 0 & exRd !=0 ) &
40
                     (exRd == rs2)
41
42
                    forwardB = 2'b01;
43
44
                    forwardB = 2'b00;
45
              end
46
47
       end
48 endmodule
```

Declaring the wires (Now we will have some additional wires for each stage)

```
wire [63:0] PC_Out:
     wire [63:0] IFIDPC_Out;
28
29
     wire [63:0] IDEXPC_Out;
30
31
     wire [63:0] add_out1;
32
     wire [63:0] add_out2;
33
     wire [63:0] EXMEMadd_out2;
34
35
     wire [31:0] instruction;
     wire [31:0] IFIDinstruction;
36
37
38
     wire [63:0] imm_data;
    wire [63:0] IDEXimm_data;
39
40
     wire [63:0] ReadData;
41
42
43
     wire [63:0] Read_Data1;
     wire [63:0] IDEXRead_Data1;
44
45
     wire [63:0] Read_Data2;
46
     wire [63:0] IDEXRead_Data2;
47
48
     wire [3: 0] operation;
49
50
    wire [63:0] Result:
51
     wire [63:0] EXMEMResult:
52
     wire [63:0] MEMWBResult:
53
54
     wire [4:0] rd;
55
    wire [4:0] IDEXrd;
56
57
     wire [4:0] EXMEMrd;
     wire [4:0] MEMWBrd;
```

```
wire [6:0] opcode;
61
     wire [2:0] funct3;
     wire [6:0] funct7;
62
63
     wire [4:0] rs1;
     wire [4:0] IDEXrs1;
65
66
     wire [4:0] rs2;
     wire [4:0] IDEXrs2;
68
69
     wire [3:0] IDEXfunct;
70
71
     wire branch;
72
     wire IDEXbranch;
73
74
75
     wire MemRead;
76
     wire IDEXMemRead:
77
78
     wire MemToReg;
79
     wire IDEXMemToReg;
80
     wire MEMWBMEMToReg;
81
     wire [1:0] ALUOp;
82
     wire [1:0] IDEXAluOp;
83
84
     wire MemWrite;
85
     wire IDEXMemWrite;
86
87
     wire ALUSrc;
88
     wire IDEXALUSrc;
89
90
91
     wire RegWrite;
     wire IDEXRegWrite;
92
     wire EXMEMRegWrite;
93
     wire MEMWBRegWrite;
94
```

```
wire [63:0] mux_out1:
     wire [63:0] MEMWBmux_out1;
97
98
     wire [63:0] mux_out2;
99
     wire [63:0] EXMEMmux_out2;
100
     wire [63:0] MEMWBmux_out2;
101
102
103
     wire [63:0] mux_out3;
104
     wire [63:0] threemux_out1;
105
106
     wire [63:0] threemux_out2:
107
     wire [63:0] EXMEMthreemux_out2;
108
109
110
     wire zero;
     wire EXMEMzero;
111
112
113
     wire [1:0] forwardA;
114
     wire [1:0] forwardB;
```

```
Program_Counter pc (
117
        .PC_in(mux_out1),
118
        .clk(clk),
119
        .reset(reset),
120
121
        .PC_out(PC_Out)
      );
122
123
124
      Instruction_Memory im (
        .Inst_Address(PC_Out),
125
        .Instruction(instruction)
126
      );
127
128
      adder a1 (
129
130
        .a(PC_Out),
        .b(64'd4),
131
        .out(add_out1)
132
133
      );
134
      adder a2 (
135
        .a(IDEXPC_Out),
136
        .b(IDEXimm_data << 1),</pre>
137
138
        .out(add_out2)
139
      );
```

```
instructionParser ip (
152
        instruction(IFIDinstruction),
153
        .opcode(opcode),
154
        .rd(rd),
155
        .funct3(funct3),
156
        .rs1(rs1),
157
        .rs2(rs2),
158
159
        .funct7(funct7)
160
161
162
      registerFile rf
163
        .clk(clk),
164
        .reset(reset),
165
        .rs1(rs1),
166
167
        .rs2(rs2),
        .rd(MEMWBrd),
168
        .WriteData(mux_out2),
169
        .RegWrite(MEMWBRegWrite),
170
        .ReadData1(Read_Data1),
171
        .ReadData2(Read_Data2)
172
173
```

```
Control_Unit cu (
215
216
        .opcode(opcode),
217
        .branch(branch),
        .MemRead(MemRead),
218
        .MemToReg(MemToReg),
219
        .MemWrite(MemWrite),
220
        .ALUSrc(ALUSrc),
221
        .RegWrite(RegWrite),
222
223
        .ALUOp(ALUOp)
224
      );
225
226
      ALU_64_bit alu64 (
227
        .a(threemux_out1),
228
        .b(mux_out3),
229
        .ALUOp(operation),
230
        .result(Result),
231
        .branching(zero).
232
        .operation(funct3[2])
233
234
      );
235
236
      ALU_Control ac (
237
238
        .ALUOp(IDEXAluOp),
239
        .Funct(IDEXfunct),
        .Operation(operation)
240
241
      );
```

```
mux mu1 (
243
244
        .A(add_out1),
245
        .B(EXMEMadd_out2),
        .S(EXMEMzero & EXMEMbranch),
246
        .Y(mux_out1)
247
      );
248
249
250
       mux m2 (
         .A(MEMWBmux_out2),
251
         .B(MEMWBmux_out1),
252
         .S(MEMWBMemToReg),
253
254
         .Y(mux_out2)
      );
255
256
       mux m3(
257
        .A(threemux_out2),
258
        .B(IDEXimm_data).
259
        .S(IDEXAluSrc),
260
261
        .Y(mux_out3)
      );
262
263
      threemux m31 (
264
        .a(IDEXRead_Data1),
265
        .b(mux_out2),
266
        .c(EXMEMResult),
267
        .S(forwardA),
268
        .out(threemux_out1)
269
      );
270
271
272
      threemux m32(
        .a(IDEXRead_Data2),
273
        .b(mux_out2),
274
        .c(EXMEMResult),
275
        .S(forwardB),
276
        .out(threemux_out2)
277
278
```

```
immediateGenerator ig (
282
        .instruction(IFIDinstruction),
283
        .imm_data(imm_data)
284
285
      );
286
287
      Data_Memory dm (
288
        .Write_Data(EXMEMmux_out2),
289
        .Mem_Addr(EXMEMResult),
290
        .MemWrite(EXMEMMemWrite),
291
        .clk(clk),
292
        .MemRead(EXMEMMemRead),
293
        .Read_Data(ReadData)
294
295
296
      );
```

```
forwardingUnit fu (
341
        .rs1(IDEXrs1),
342
        .rs2(IDEXrs2),
343
        . exRd(EXMEMrd),
344
        .wbRd(MEMWBrd),
345
        .wbRegWrite(MEMWBRegWrite).
346
        .exRegWrite(EXMEMRegWrite),
347
        .forwardA(forwardA),.forwardB(forwardB)
348
349
     );
```

```
IFID idif (
141
142
        .clk(clk).
143
        .reset(reset).
144
145
        instructionIn(instruction),
        .addressIn(PC_Out),
146
147
        .instructionOut(IFIDinstruction),
148
        .addressOut(IFIDPC_Out)
149
150
```

```
IDEX exid (
178
        .clk(clk),
179
        .reset(reset),
180
        .branch(branch),
181
        .ALUSrc(ALUSrc),
182
183
        .RegWrite(RegWrite),
        .MemRead(MemRead),
184
        .MemtoReg(MemToReg),
185
        .MemWrite(MemWrite),
186
187
        .funct({IFIDinstruction[30],IFIDinstruction[14:12]}),
188
        .address(IFIDPC_Out),
        .ReadData1(Read_Data1),
189
        .ReadData2(Read_Data2),
190
        .imm_data(imm_data),
191
        .rs1(rs1),
192
        .rs2(rs2),
193
        .rd(rd),
194
        .AluOp(ALUOp),
195
196
        .branchOut(IDEXbranch),
197
        .MemReadOut(IDEXMemRead);
198
        .MemtoRegOut(IDEXMemToReg),
199
        .MemWriteOut(IDEXMemWrite),
        .ReaWriteOut(IDEXReaWrite).
        .ALUSrcOut(IDEXAluSrc),
202
        .addressOut(IDEXPC_Out),
203
        .rs10ut(IDEXrs1),
        .rs20ut(IDEXrs2),
205
        .rdOut(IDEXrd),
206
207
        .imm_dataOut(IDEXimm_data),
        .ReadData1Out(IDEXRead_Data1),
208
209
        .ReadData2Out(IDEXRead_Data2),
        .functOut(IDEXfunct),
210
        .AluOpOut(IDEXAluOp)
211
212
```

```
EXMEM memex(
297
        .clk(clk),
298
       .reset(reset),
299
       .add2(add_out2).
300
301
       .AluResult(Result).
302
       .zero(zero),
       .WriteData(threemux_out2),
303
       .rd(IDEXrd),
304
        .branch(IDEXbranch),
305
       .MemRead(IDEXMemRead),
306
307
       .memToReg(IDEXMemToReg),
       .MemWrite(IDEXMemWrite),
308
       .regWrite(IDEXRegWrite),
309
310
311
        .add2Out( EXMEMadd_out2),
312
       .zeroOut(EXMEMzero),
       .AluResultOut(EXMEMResult),
313
       .WriteDataOut(EXMEMmux_out2),
314
315
        .rdOut(EXMEMrd),
       .branchOut(EXMEMbranch),
316
       .MemReadOut(EXMEMMemRead).
317
       .memToRegOut(EXEMMEMMemToReg),
318
319
       .MemWriteOut(EXMEMMemWrite),
320
       .regWriteOut(EXMEMRegWrite)
321
```

```
MEMWB mwb (
324
325
        .clk(clk),
326
        .reset(reset),
327
        .ReadData(ReadData),
328
        .AluResult(EXMEMResult),
329
330
        .rd(EXMEMrd),
331
        .MemToReg(EXEMMEMMemToReg),
332
        .RegWrite(EXMEMRegWrite),
333
        .ReadDataOut(MEMWBmux_out1),
334
        .AluResultOut(MEMWBmux_out2),
335
        .rdOut(MEMWBrd),
336
        .MemToRegOut(MEMWBMemToReg),
337
        .RegWriteOut(MEMWBRegWrite)
338
     );
339
```

Hex Codes of our instructions we are going to check

add x25 x26 x27

add x26 x20 x23

add x23 x21 x27

add x27 x22 x26


□ 1bd0cb3

□ 017a0d33

□ 01ba8bb3

□ 01ab0db3

add x25 x26 x27 add x26 x25 x23 add x23 x27 x26 add x27 x23 x26



Venus simulation

addi x25 x0 9 addi x26 x0 4 addi x27 x0 6

addi x23 x0 3

add x25 x26 x27 add x26 x20 x23 add x23 x21 x27 add x27 x22 x26




addi x23 x0 3
addi x25 x0 9
addi x26 x0 4
addi x27 x0 6
add x25 x26 x27
add x26 x25 x23
add x23 x27 x26
add x27 x23 x26



Verilog simulation: We essentially display our registers array to view the changes being made. As we can observe the following registers, they successfully match with our venus simulation registers. (x23 - x27) for both the set of instructions we checked. We made the necessary changes in data memory and instruction memory to incorporate our instructions in the processor





Link: Pipelined RISC Processor

TASK 3 (Link: Pipelined RISC Processor Task 3)

Stalling unit

```
413 module stallingUnit (
414
     input IDEXMemRead,
     input [4:0] IDEXrd,
415
     input [4:0] IFIDrs1,
416
     input [4:0] IFIDrs2.
417
     output reg stall
418
419);
420
     always @(*)
421
     if (IDEXMemRead &
422
      ((IDEXrd == IFIDrs1) |
423
        (IDEXrd == IFIDrs2)))
424
       stall = 1;
425
     else
426
       stall = 0;
427
428 endmodule
```

Flushing logic

```
398 module flushing (
399
      input EXMEMbranch,
      output reg flush
400
401);
402
      always @(*)
403
        begin
404
          if (EXMEMbranch)
405
               flush = 1;
406
          else
407
              flush = 0;
408
409
        end
410 endmodule
```

First in the modules (IFID, IDEX, EXMEM, MEMWB) we were making the input equal to the output in the positive edge of the clock and when reset was not zero. Now we will also say do not do this operation if the flush signal is high.

For stalling, we will say, when stalling is high, we do not make the PC_Out equal to PC_in the program counter module. We also make the control signals equal to zero when stalling needs to be done as can be seen in the picture below.

Flushing is high when the branch after being anded is 1.

Stalling is high when IDEXrd = IFIDrs1 and IDEXrd = IFIDrs2 and IDEXmemRead is high

```
assign IDEXMemToReg = stall ? 0 : MemToReg ;
377
       assign IDEXRegWrite = stall ? 0 : RegWrite ;
378
       assign IDEXbranch = stall
                                   ? 0 : branch
379
       assign IDEXMemWrite = stall
                                    ? 0 : MemWrite
380
       assion IDEXMemRead = stall
                                    ? 0 : MemRead
381
       assign IDEXALUSrc = stall
                                    ? 0 : ALUSrc
382
       assign IDEXAluOp
                            = stall
                                   ? 0:
                                          ALU0p
383
```

```
module Program_Counter (
1
     input clk,
2
     input reset.
3
     input stall.
     input [63:0] PC_in,
5
6
     output req [63:0] PC_out
7
   );
8
     always @(posedge clk)
9
       begin
10
          if (reset | stall)
11
            beain
12
              PC_out = 0;
13
              end
14
          else.
15
            begin
16
              if (!stall)
17
                beain
18
                   PC_out = PC_in;
19
                 end
20
21
22
23
              end
       end
24
25
   endmodule
26
```

We will alter our pipeline modules according to this

```
always @(posedge clk)
17
       begin
18
19
         if (reset | flush)
           beain
20
             MemToRegOut = 0;
21
22
             RegWriteOut = 0;
             ReadDataOut = 0;
23
             AluResultOut = 0:
24
             rdOut
25
                           = 0:
26
           end
         else
27
28
           begin
             MemToRegOut = MemToReg:
29
             RegWriteOut = RegWrite;
30
             ReadDataOut = ReadData:
31
             AluResultOut = AluResult:
32
             rdOut
                           = rd:
33
34
           end
35
       end
36 endmodule
```

According to our logic everything in task3 is working but the flush signal is being high wrongly; We may alter our code in the link attached for task3.

[THIS PAGE IS INTENTIONALLY LEFT BLANK]