

→ Hall, DOGLUS & Hall

→ Marut

\* fundamental processor: 8086

Processor → First → 16 bit

↳ Present → 32 bit

↳ 1st 32 bit 32 bit processor वाले थे,

Ch-0

25-2-24

Lee-2

Computer Number System & digital device

→ Hexa

→ BCD

→ table [ASCII code]

Capital [Hexa, decimal] [P5]

word


small

\* Binary (255, 511, multiplication [Lab])

\* Microprocessor → brain/heart → Programming device

Micro + Processor

↳ Process वाला घटना [input तथा व फीडबैक एवं वायरिस्टर  
लैटेंसिंग]



8086 → Address bus 20 bit for memory (or access 1 MB)

bit 31; 20; 5 26 bit for 32 bit 16 bit memory

64 bit - Operating System 64 bit for 256 MB

8086 → 40 bit  
→ 20 bit 20 bit IC 20 bit → other core 20 bit  
→ 20 bit for core, 20 bit for fast 20 bit  
→ core certain Level 20 bit 20 bit

[Core - i5, i7, i9] → online [20 bit 20 bit]

Ch-1

1.6

Von Neumann → Architecture

Harvard → "


self-study

1.2

RISC and CISC [diff]


1.10

Definition - theory [year-wise]




## 2. Architecture of Computers:

1. Von Neumann → single specific task
2. Harvard → 2 CR Memory



## Data Bus:



Point 29 Line

Bus: Data travel way

1. Data Bus  $\rightarrow$  Bidirectional, memory to processor or processor to memory

2. Address Bus  $\rightarrow$  Unidirectional, processor to memory  $\rightarrow 2^{20} = 1024 = 1\text{MB}$

3. Control  $\rightarrow$  R, RW, ST operations, 20 bit


R, RW, ST, OR

$\rightarrow$  20 bit  $\rightarrow$  20 bit  
Unidirectional, 20 bit

16 bit / 20 bit  $\leftarrow$  8086 MicroProcessor

16 bit  
Data bus  
Address  
bus

Disk defragmentation: 20 bit R/W or unorderd 32 bit or order 32 bit  
Clear memory (0)



\* Memory size  $\rightarrow$  20 bit of Address

Bus 20 bit depend on it

Our system: Figure 81 (a) and (b) (c) (d) (e) (f)

\* 8086 Features:

1. 16 bit MP  $\rightarrow$  Data bus 16 bit

2. 16 bit word size

3. 20 bit address bus

\* Hexa  $\rightarrow$  Last 4 bit 20 bit

5 bit 20 bit Address

$\rightarrow$  00000H off to FFFFFH

4. Memory type addressable

↳ 8 bit R or W

5. 64k I/O ports & support

6. 40 pin dual line package and leg

7. AD0 - AD15  $\rightarrow$  Address

D = Data

A14 - A15

AD0 - AD3 = 26

D0 - D15 = 16

8. 2 modes - Minimum, Maximum

↳ control processor and I/O unit  
↳ 8 bit processor  
↳ 32 bit Address  
and size  
old and

9. Distance control over currents

10. 6 bytes instruction register value,

Intel 8086 Internal Architecture

1. Bus Interface Unit  $\rightarrow$  Data R.W. as communicating over  $\left\{ \begin{array}{l} \text{asynchronous} \\ \text{pipelining} \end{array} \right.$
2. Execution Unit  $\rightarrow$  Execute  $\rightarrow$  ALU over  $\left\{ \begin{array}{l} \text{fifteen-bit logic} \\ \text{four-bit ALU} \end{array} \right.$

$\Sigma \rightarrow \text{Adder}$

Es, CS, SS, DS, IP Register  
 $\downarrow$   $\rightarrow$  instruction  
Data pointer  
segment

6 bytes queue

$Op = R11 + AL$   $\rightarrow$  Register System  
1.  $R$   
2.  $11$   
3.  $AL$   
4.  $1111$   
 $0000\ 0000$   $\overline{1101\ 1111}$   $\overline{0000\ 0000}$

General Purpose Registers

S1  $\rightarrow$  Read  $\rightarrow$  S.P.  $\rightarrow$  pointer and value Register  
D  $\pm$  Write  $\rightarrow$   $\left[ \begin{array}{l} \text{16 bit Register} \\ \text{or operation} \end{array} \right]$   
 $OPERAND \rightarrow$   $\left[ \begin{array}{l} \text{From control} \\ \text{FLAG} \end{array} \right]$

\* Instruction Queue  $\rightarrow$  Control system  $\rightarrow$  ALU  $\rightarrow$  Register.  
 $\downarrow$  fetch queue and decode  $\rightarrow$  E.C  
fetch queue and decode  $\rightarrow$  E.C

EU →

1. Instruction Decoder: Machine language A convert into.
2. Control Unit

$\begin{cases} SI \rightarrow \text{Control Data Target} \\ DI \rightarrow \text{Memory} \cap \text{Data Write} \end{cases}$

SP → Immediate Counter run/ execute 210 or first timer 211

DP →  $\begin{cases} \text{Data Target} \\ \text{Data} \end{cases}$

\* Accumulator Register: Basic I/O operation, Arithmetic Operation

\* Machine Language, → Assembly → Lab → AX, BX, CX, DX

CX → Count Register → Loop, shift, rotate

DX → Data → Data Target print.

→ Multiplication first bit register, Division 2 remainder  
Registers Addition eq carry → DH → Addition register 16 bit

\* EMU → 8086 → online (register) → Lab

\* Address bus bit size 16/32 bit 2<sup>32</sup> memory

- \* Flag → operation & status justify ~~bit~~
- controlling signal
- Flip-flop → bit store register
- set 1 → 11111111
- Reset 0 → 00000000

2 types:

1. conditional → filter register at status flag
  2. Control → " operation (of control reg.)

↳ active → fixed → 6 bit control, 3 bit control

47 → unperf

CF  $\rightarrow$  Entered bit  $\rightarrow$  11010  $\rightarrow$  carry bit  $\rightarrow$  CF = 1, sum = 11101

P  $\rightarrow$   $\rightarrow$  Error detection check  $\rightarrow$  11101

$\rightarrow$  1 or multiple bit  $\rightarrow$  00000000000000000000000000000000

$\rightarrow$  2 register, 1. Even, 2. Odd  $\rightarrow$  1. Odd  $\rightarrow$  11101

[Binary number and its representation]

1111 → 1010 → 0101 → 1101 → 0011 → 1000 → 0111 → 1110 → 0001 → 1001 → 0100 → 1100 → 0010 → 1011 → 0110 → 1111

$$\begin{array}{l} 1010 \rightarrow PF = 1 \\ 1110 \rightarrow PF = 0 \end{array}$$

$AF = 0$

### Auxiliary Flag:

↳ Nibble 2<sup>210</sup> carry center for AF

↳ 1st 4 bit  $\rightarrow$  LSB

↳ (0-3) position

↳ Position 3 (2<sup>20</sup>)  $\neq$  1 center carry other  $\rightarrow AF = 1$

↳ Result 2<sup>210</sup> 0 2<sup>210</sup> 2<sup>210</sup> ZF = 1 ; result 0 or 2<sup>210</sup> ZF = 0

→ to bit no. do we bit no. calculation error, carry 0/1

Sign:

↳ +ve, after one

$$\begin{array}{r} 1111 \\ 0000 \\ \hline 1111 \end{array}$$

$$\begin{array}{r} 1000 \\ 1111 \\ \hline 0000 \end{array}$$

$$\begin{array}{r} 1111 \\ 1000 \\ \hline 0000 \end{array}$$

### Control Flag:

#### Trap:

↳ Logical Error or debugging mode 2<sup>210</sup>

↳ line by line execute 1<sup>210</sup>

↳ instruction address  $\rightarrow$  hardware software error

#### Interrupt:

↳ Memory device interrupt one

↳ processor or timer Interrupt

↳ interrupt handling mechanism  $\rightarrow$  interrupt controller

Direction:  $\rightarrow$  left to right

after Right to Left

Over flow:  $\rightarrow$  extra for generate 2<sup>210</sup> after

value

value


value

refresher for 3.2.2 a. 2<sup>210</sup> transfer 6.4 2<sup>210</sup> capacity

$$\begin{array}{r}
 \text{SF:} \quad 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \quad \rightarrow 8 \text{ bit data} \\
 + \quad \\
 \hline
 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \quad \rightarrow 8 \text{ bit result}
 \end{array}$$

carry  
~~for SF~~  
 ↗ result = 0  
 SF = 1

Sign Flag:



$\hookrightarrow \text{SF} = 1$

Interrupt Flag (IF):

Priority of interrupt calls  
 $\text{INTR} \rightarrow \text{Interrupt Request}$   
 $\text{INTA} \rightarrow \text{Interrupt Acknowledgment}$

Overflow:

signed  $\rightarrow -10 + 10 = 0$   
 $\rightarrow -127 + 127 = 0$   $\text{Overflow} = 0$   
 Unsigned  $\rightarrow$   
 $2^8 \rightarrow -127 \cdot 128 = 1100 \text{ binary}$   
 $\rightarrow + + = -ve \rightarrow \text{Overflow} = 1$

Carryfull + 01100 x m 2

ADD AL,

↳ Accumulator lower

11 → B

12 → C

13 → D

14 → E

15 → F

$$\begin{array}{r} 15 \\ 14 \\ \hline 29 \\ 15 \\ \hline 14 \end{array}$$

$$\begin{array}{r} 29 \\ 15 \\ \hline 14 \end{array}$$

$$\begin{array}{r} 34F5 \\ + 956B \\ \hline 2AE0 \end{array}$$

$$\begin{array}{r} CAE0 \\ 1 \\ \hline 1100 1010 1110 \end{array}$$

1100 1010 1110 0000

0011 0100 1111 0101

YAL = CAE0h

CF = 0, → No carry

PF = 0 → 7 by 1 → CAE0 → odd number of ones

AF = 01 → Nibble → No carry

ZF = 0 → result not zero

SF = 1 → MSB = 1 on 15 bit is 2

OF = 0 → valid

3 = 0011 → +ve

9 = 1001 → -ve

c = 1100 → -ve → valid

36.4 → 4bit convert  
6.64 → 8bit convert

602

## \*\*\* Binary Subtraction

$$\begin{array}{r}
 8421 \\
 \times 101 \\
 \hline
 8421 \\
 8421 \\
 \hline
 852521
 \end{array}$$

Adventurous.

BIV:

- 6 byte queue → gather 65211105211105 of memory
- Segment register → ES, CS, SS, DS
  - ↳ Starting address of memory
  - ↳ IP
  - ↳ Summing block
- 2 nibble
- LSR3 375 2705
- ↳ 45, 51 + 4 bit Add 2705

Maximum of byte  $\rightarrow$  queue  $\leftarrow 8086$  286

## \*\* Pipelining $\Rightarrow$ Advantages

6 byte text long int

- \* Memory Segmentation:
  - ↳ 1 MB Memory for 4 BT segment & 1512 byte 255
  - ↳ 512 user, 512 kernel 110 + 418 = 510 KB
  - ↳ Not fix 512 Harvard & 31000
  - ↳ ES → Extra segment
  - ↳ CS → Code
  - ↳ SS → Stack segment
  - ↳ temporary value at 000

DS → Data 25/3/2015

## \* Adv. Segment Memory

↳ 1. security

### 4. Summing block:

Data = 16 bit  $\rightarrow$  conversion

Address = 20 bit

285 Summing block  $\rightarrow$  offset  $\rightarrow$  address

16 bit address

→ 16 bit address  $\rightarrow$  memory mapped

→ 16 bit address  $\rightarrow$  memory mapped

Summing

left & right pointer  
segment address

$R_1$

segment

register

(16 bit)

$R_2$

offset  $\rightarrow$  specific value

register  $\rightarrow$  (IP, SP, etc)  
(16 bit)

register A  $\rightarrow$  global

register B  $\rightarrow$  global

\* left shift  $\rightarrow$  right 2 nib 0 nibs

\* offset for segment (20 bit)  $\rightarrow$  offset segment  $\rightarrow$  20 bits

Segment 20 bit + offset 16 bit = Address 20 bit

$\rightarrow$  Effective Add.

↳ 2. security

↳ 3. security

$$\boxed{Cs + \frac{Bx}{D_I} / SI}$$

*Fixed*

5-3-24

## Lab - 1

Lab

#### 4 br segment

model  $\rightarrow$  Dine

→ return 0 or 1


2

- model small ] fixed
- stock 100%

No. 1

must be 27525

\* What does *means*?



\* Case sensitive 2025

↳ small & big capital file

### Statement, syntax:

Level : operation operand; comment

Level : → function / 260 MHz 22 → Block of code 260 MHz  
 block

L1 : MOV Ah, 2

L2 : ADD AL, BL

### ALU

↳ +, -, or, not, and, increment, decrement operation

↳ Mov → copy 260 MHz 22

ADD → 260 MHz

SUB

MUL

DIV

INC

DEC

→ Processor 260 MHz 22  
 260 MHz → Memory 260 MHz  
 260 MHz → Register

$A_x \rightarrow$  Primary Arithmetic Operation

$B_x \rightarrow$  Base  $\rightarrow$  Address Register

$C_x \rightarrow$

$D_x \rightarrow$  Normally output  $\rightarrow$  Output

\* (यद्यपि) registers फॉर्म तुलना करते हैं तो कार्य 256<sup>2</sup>,

$A_x \rightarrow$  16 bit

8 bit  $\rightarrow$  AL or AH

AH फॉर्म Fix value करते हैं तो यह

यह AL के रूप में दर्शाया जाता है,

AH - 80 pre-defined value दर्शाया जाता है

1, 9, 2  $\rightarrow$  predefined रूप  $\boxed{AH}$

Ah, 2  $\rightarrow$  output or print रूप  $\rightarrow$  single character print रूप

Ah, input

Ah, 9  $\rightarrow$  string रूप

1  $\rightarrow$  single character user input

mov Ah, 2  $\rightarrow$  Ah रूप रूप 2 assign

Add AL, BL  $\rightarrow$  AL + BL = result  $\rightarrow$  result रूप AL  $\rightarrow$  store

MOV AX, @DATA  
MOV DS, AX

@DATA

↳ .DATA एवं Address (or Ref. एवं)

initialize  
बायार करना

DATA segment

Ch-1, 2  
↳ table Hexadecimal  
↳ Sample example

41 42 43 44  
45 46 47 48

Ch- 1, 2, 3 → Hall + Marut → Theory  
↳ DOS → 3.3.1

\* Power switch on पर्याय वर्तन? या  
\* PC on

\*\* Ch- 4 → Lab code

Variable वारियन्स → same as C, C++

↳ size declare एवं type फ़र्मूला एवं अन्य विवरण

# a db

DB = 8 bit → byte

DW = 16 bit → word

Declare & initialize 2 रेखे एवं 2 रेखे

# Add ax, bx

# Add

ABCH → invalid  
0.ABCH → valid  
→ DS → 2 byte Number  
→ DS must

Add AL, BL  $\rightarrow$  AL, BL register + ~~MOV AL~~  $\rightarrow$  result store 210

Add VAR1, VAR2  $\rightarrow$  VAR1, VAR2 variable  $\rightarrow$  result store 210

Memory. Memory operation valid invalid

$\rightarrow$  invalid, 2<sup>nd</sup> variable operation 210

Add AL, BL

MOV BL, VAR1

~~Add MOV BL, VAR2~~

Add BL, VAR2

MOV VAR1, BL

$\leftarrow$  Add VAR1, VAR2

$\leftarrow$  solve

FC  
DL

4.6

MOV B, A  $\rightarrow$  invalid

MOV AX, A

MOV B, AX

Temp a B  
Temp, b

C = A + B

$\hookrightarrow$  MOV AX, A

~~ADD B, AX~~

ADD AX, B

MOV C, AX

MOV AX, A  
MOV A, 2

\* 3<sup>rd</sup> Exercise practise

MOV DL, DPH  $\rightarrow$  carriage return  $\rightarrow$  moving in buffer

0AH  $\rightarrow$  New line

0AH  $\rightarrow$  New line  $\Rightarrow$  after first, it is carriage return

" 0DH  $\rightarrow$  New line at first after character

Appropriate next line  $\Rightarrow$  0DH, 0AH  $\Rightarrow$  result

where DPH input register AL  $\rightarrow$  input store 255

\* 255 sum as result 10 as  $\Rightarrow$  sum of 255 sum of 10

$$5+6 \neq 1, 3+4$$

Data  $\rightarrow$  variable  $\Rightarrow$  variable name

\* Care conversion

\* Ch-2  $\rightarrow$  ASCII value

A. A. VAM  
VAM VAM

DATA = 9

A. A. VAM

TSM ]  
MSM ]

DATA = 9

Pin Diagram (VLSI) shows how wires are

8086  $\rightarrow$  40 pin  $\rightarrow$  dual package

40 pin  $\rightarrow$  40 pin  $\rightarrow$  (large)  $\rightarrow$  20 pin

signal voltage - ~~standard~~  $\rightarrow$  pin ~~standard~~ communication

40 pin  $\rightarrow$  20 pin  $\rightarrow$  (large)  $\rightarrow$  20 pin

40 pin

$\rightarrow$  1st processor

$\rightarrow$  2nd processor

2 modes -

Minimum, Maximum mode  $\rightarrow$  pin

for mode select

single processor

multiple processor

$\rightarrow$

5V  $\rightarrow$  active low  $\rightarrow$  Active high processor

Input (standard)  $\rightarrow$  Active high pin

$\rightarrow$  5V  $\rightarrow$  active high  $\rightarrow$  Active low processor

Output (standard)  $\rightarrow$  Active high pin

$\rightarrow$  5V  $\rightarrow$  active low  $\rightarrow$  Active high processor

2 27 pin  $\rightarrow$  extreme voltage gain and output voltage

$56/16 - 119/50$   $\rightarrow$  27 pin

pin  $\rightarrow$  27 pin  $\rightarrow$  20 pin  $\rightarrow$  20 pin


\* pin  $\rightarrow$  27 pin  $\rightarrow$  20 pin  $\rightarrow$  20 pin

1st  $\rightarrow$  General Pin - 27 pin

2nd  $\rightarrow$  Processor Pin - 20 pin

20 pin  $\rightarrow$  20 pin  $\rightarrow$  20 pin

20



20  $\rightarrow$  dual package

Surplus is offered by the producer and demand is offered by the consumer.

$\sqrt{sc(gnd)} \rightarrow 2\sigma \rightarrow$  .  
→ gathering length  $\rightarrow$  min. 0.4  $\rightarrow$  0.808

clock signal

↳ synchronization purpose. As the system is designed for the execution purpose.  $\rightarrow$  The system is designed for the synchronization purpose.  $\rightarrow$  The system is designed for the synchronization purpose.

Add. bus → 20 b/t

四

1st clock cycle / 0th cycle  $\rightarrow$  Add. 2780  
2nd  $\rightarrow$  Data 01101 - 01101

ALE → Adenovirus Lys.

↳ Active Router  $\Rightarrow$  Address Router  
→ off  $\Rightarrow$  Data  $\Rightarrow$  Switch

170 → Addressing organizational culture: connecting individuals → individuals → organizations

02.02.1987 - 21.3.87

5<sub>5</sub> = 14  
5<sub>6</sub> = 0  
5<sub>6</sub> = 53  
1 - 0.8  
1 - 0.8  
0.15 - 0.15

193/16 - 193/164

↳  $\delta_4$   $\delta_3$   $\rightarrow$  Extra

0 1 → Stack  
-1 0 1

RD :-

\* Complement of RD is RD Active and RD inactive

Ready →

↳ Shows device in secondary memory task

↳ Synchronization purpose of use is

↳ Ready for other task. Shall not interrupt

↳ Ready after wait state or interrupt

↳ Memory Ready task for other task

↳ MURKABLE

INT → Interrupt Request → Request INT → Device Controller

INTA → Interrupt Acknowledgement

↑ Non-MURKABLE task

↳ Processor gets device interrupt

↳ 3354 → segment 3009 0000 0000 0000 0000 0000 0000 0000 0000

TEST:

↳ Co-processor for test

↳ For major communication between processor and

RESET:

↳ Initial stage of memory system

↳ Power Active stage

↳ 4 clock cycle after active stage

Nikko Interrupt

15 Non-Nurkable material

4 Decades 1970-1990: [Download](#)

Richard was 355 ft over 280 ft. Terminal deposit.

Muskable → Decision into M.G. Interruption

On the other hand, the  $\text{Mg}/\text{Mg}^{+}$  ratio is a measure of the relative abundance of the neutral atom to the ion.

↳ Minimum, Maximum Mode. Schalt M.

०१८

## ↳ Memory / Input Output

processor 2653 since 01/01.

→ The device  
→ Memory/ Register

Tent → Comprehension

Revolving Money

HOLD → DNA

→ Address Latch Enable  
by Data or Address, write

۱۰۰

HLDA. *Memorial to a Date, March 31.*

DMA → MDA, HOLD → Direct Memory Access → MP


↳ permission Thier Gratt

ନିର୍ମାଣ କାର୍ଯ୍ୟ କରାଯାଇଥିବା ଦେଇ କିମ୍ବା କିମ୍ବା

→ *Other Nature*  
as *Indefinite*

LITERATURE

$D7/R \rightarrow$  Data Transfer on receive



50, 51, 52 → Read-Write operation ~~Text~~ Memory ~~(3)~~ 110 Service ~

1912 - communication tools  
→ 1st stage

→ The Wacky Zebra. 



میرزا علی

KOIGEN RYU/ART - Japanese Martial

white wings of *Parus major* (Linn.)

1950.

## Memory Banking



Memory

3 category

↳ Min and Max Mode  $\rightarrow (24-31) \text{ pin} \rightarrow$  Max, Min, Common 256 KB

↳ Min

↳ Max  $\rightarrow (1-23, 33-40) \text{ pin}$

\* Maximum mode  $\rightarrow$  2<sup>32</sup> addressable  $\rightarrow (24-31) \text{ pin}$

\* Minimum mode  $\rightarrow (24-31) \text{ pin}$  + common pin

\* 34<sup>th</sup>  $\rightarrow$  Common 2<sup>32</sup> bit  $\rightarrow (1-23, 33-40)$

BHE

↳ Bus High Enable

→ Higher portion

16  
H / L

$$D = 16$$
$$A = 20$$

\* Memory byte/8 bit Addressable

16 bit  $\Rightarrow$   
20 bit  $\Rightarrow$  2000  
512 KB - 512 KB

10 bytes

10	10	10	10
2	7	2	3
3	1	9	5
9	7	6	7
5	10		

\* Mis align Data

20 bit

00000	A19 - A12	A1	A0
00001	0	0	0
00002	0	0	1
	1	0	
	1	1	
	6	6	

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	0
0	1	0
1	0	0

2 → odd  
0 → even

A<sub>0</sub> → selector

↳ chip selector

Wetland Plants of the Great Lakes, Many  
of which are rare

Oliver Remond - Remond, Jr.  
1238 1/2th Street, D.C.

Plan-Blätter über ein Berg

↳ some w/ change in

RAM, ROM  $\Rightarrow$  cost  $\rightarrow$  material, size  $\Rightarrow$  cost  $\Rightarrow$  fast

RAM  $\Rightarrow$  Normally  $\Rightarrow$  Price  $\Rightarrow$  fast

Lec - 6

### Ch-8

#### Memory

↳ Primary  
Secondary

↳ RAM  $\rightarrow$  volatile  $\rightarrow$  power off  $\rightarrow$  Data lost

↳ ROM  $\rightarrow$  Non-volatile  $\rightarrow$  "  $\rightarrow$  Data stored

↳ Instant access  $\Rightarrow$  RAM on Primary Memory

data lost  $\Rightarrow$  RAM

#### ROM

User  
↓  
256  
bank  
RAM

↓  
OTP

↳ PROM  $\rightarrow$  Programmable ROM  $\rightarrow$  user

↳ EEPROM  $\rightarrow$  Electrically


↳ EEPROM

↳ Shadow ROM RAM/NVRAM

↳ Flash ROM

OTP

↳ One Type Programmable



↳ Ultra violet ray  $\Rightarrow$  EEPROM  $\rightarrow$  Power lost

↳ Ultra violet ray  $\Rightarrow$  erase  $\Rightarrow$  program

#### ROM

↳ 256  
325

↳ Second

#### RAM

↳ Speed  
Memory

\* size, 325, ... etc.  $\rightarrow$  Book  $\rightarrow$  Hall

\* Flash ROM  $\rightarrow$  Block by block Data Erase/Write  $\Rightarrow$  write

Hard disk

\* Shadow RAM  $\rightarrow$  256 RAM  $\Rightarrow$  256

↳ Power off  $\Rightarrow$  Data lost  $\rightarrow$  on next power  $\Rightarrow$  lost

↳ EEPROM  $\Rightarrow$  256 lost

↳ RAM, ROM

256 characteristics  $\Rightarrow$  write, cost  $\Rightarrow$  more EEPROM extra use  $\Rightarrow$  256

RAM

AM  
↳ SRAM → Refresh cost after 20 → ~~Flip-flop~~ Flip-flop 1ns → faster, easy

↳ DRAM (Dynamic RAM) → Refresh  $\xrightarrow{\text{every 2ms}}$   $\xrightarrow{\text{every 1ms}}$  → capacitor

→ Enhanced DRAM  $\rightarrow$  (SRAM + DRAM)

↳ Dual data rate DRAMs (DDR)

↳ Leakage current  
376A

↳ cost \$25, slower  
↳ (25%) 25%

clock  
cycle


## Hamming Code:

→ Parity position =  $2^n$   $\rightarrow n = 0, \dots, \infty$

→ Data bit " = other than 2<sup>n</sup>

→ Ex: 10110

-- 1 - 011 - 0



EDAC = Error Detect AND Connection

7GAS622 → Error

## Error

↳ Single Bit Error → CRC, LRC

↳ Multiple " "

Hamming code → detection & correction

↳ " " → only detection

\* Hamming code → position of error, error (bit flip)

$2^n = 0, 1, 2, 4, 8, 16, 32, 64, \dots \rightarrow$  2<sup>n</sup> position of parity bit 2<sup>n-1</sup>

Data parity + codeword

$\frac{P}{\uparrow} \frac{P}{\uparrow} \frac{D}{\uparrow} \frac{P}{\uparrow} \frac{D}{\uparrow}$

if position wise Data consider & skip

or Number consider and skip ...

\* 2<sup>5</sup> Number position

(2<sup>5</sup> check 2<sup>5</sup> pos, 2<sup>5</sup> position 2<sup>5</sup> 2, 3 position  
001000 1 codeword, 6, 7 - position  
4, 5 skip

\* Even, odd parity

1 0 1 1 0

$$\begin{array}{r} 0 \\ \hline 5-1: \frac{0}{P} - \frac{1}{\uparrow} - \frac{0}{\uparrow} \frac{1}{\uparrow} \frac{1}{\uparrow} - \frac{0}{\uparrow} \end{array} \rightarrow \text{Step-1: } 101000110 \quad \begin{array}{r} 0 \\ \hline 5-2: \frac{1}{P} - \frac{1}{\uparrow} - \frac{0}{\uparrow} \frac{1}{\uparrow} \frac{1}{\uparrow} - \frac{0}{\uparrow} \end{array} \quad \begin{array}{r} 0 \\ \hline 5-3: \frac{1}{P} - \frac{1}{\uparrow} - \frac{0}{\uparrow} \frac{1}{\uparrow} \frac{1}{\uparrow} - \frac{0}{\uparrow} \end{array} \quad \begin{array}{r} 0 \\ \hline 5-4: \frac{1}{P} - \frac{1}{\uparrow} - \frac{0}{\uparrow} \frac{1}{\uparrow} \frac{1}{\uparrow} - \frac{0}{\uparrow} \end{array}$$

$P_1 = 0$

$$\text{Step-2: } \frac{0}{\uparrow} \frac{1}{\uparrow} \frac{1}{\uparrow} - \frac{0}{\uparrow} \frac{1}{\uparrow} - \frac{0}{\uparrow}$$

$P_2 = 1$

$$\underline{5-3!} \quad 0 \cdot 1 \downarrow \frac{0}{\uparrow} \quad \begin{matrix} 0 \\ 1 \\ 1 \end{matrix} \div 6$$

$$P_3 = 0$$

0 → Even

541 0 1 1 0 0 1 1 .  $\frac{0}{\uparrow}$   $\frac{0}{\uparrow}$  PEO

P4<0

$$CW = 011001100$$

$DW = 10210$

\* गवर्नर डेटा (गवर्नर डेटा ट्रॉफी) डेटा ट्रॉफी एप्पल एडीसी (EDAC) ए फ्रेंच स्टोर वर्क्स?

↳ Target value and demand for the target; can set value in store

$$\begin{array}{r} & & & & & 1 \\ & & & & & \downarrow \\ 5 & 2 & 0 & 2 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ \hline & \downarrow & & \downarrow \end{array}$$

$$P1 = \emptyset$$

5-2: 011000100  
↑↑      ↑↑

PLZ 1

$$P_3 = 1$$

Seq: 011000100

P4=0

$$\text{Porosity} \rightarrow (0110)_2 = 6$$

↳ Erzähler, b/7

postMyn

→ position 25 bit 0 277351

ବନ୍ଦର, ୧ ଫେବୃଆରୀ ୦୯୦୫

Parity  $\omega_0 \rightarrow \text{No } \tau_{\text{max}}$

\* Connection Code Word + Data Word (10 01)

Code: 011001100

Data: 10110

\* RAM, ROM, Error Detection & correction, Hamming Code

\* Figure - 8.10

\* After Even parity odd parity error

Data

MSG DB 'Hello World' \$

CODE

MOV AX, @Data

MOV DS, AX

MOV AH, 9

LEA DX, MSG

INT 21H

## • Data

Var1 A DB 2; Var-Name Var-size value

Var2 B DB ?

## • Code

MOV AH, 1

INT 21H

MOV BL, AL ; MOV Var1, AL

MOV BL, B ; MOV BL, Var2

ADD BL, A ; ADD BL, Var1

MOV AH, 2

MOV DL, BL

INT 21H

✓ report value user  $\rightarrow$  register by default AL  $\rightarrow$  21H Then AL  
register var1 register/variable a AL  $\rightarrow$  value shift  $\rightarrow$  0

$$\begin{array}{r} 1 - 34 \rightarrow 0 \\ 2 - 35 \rightarrow \text{char} \\ \hline 3 69 \end{array}$$

LEA  $\rightarrow$  Load Effective Address

$\hookrightarrow$  variable  $\rightarrow$  Address (or first byte)

EA-32

81, 10, 11, 12  
81, 11, 12  $\rightarrow$  EA

Set

Lab report 1

1. Introduction

1.1. Aim of the Project

1.2. Objectives of the Project

1.3. Project Structure

1.4. Project Plan

1.5. Project

1.6. Project


1.7. Project

1.8. Project


## Ch-9 → Peripheral Device Tr. 25

Maintain, control

### Peripheral Device




### → I/O Modes



### Addressing :

- I/O Mapped
- Memory

Test = co-processor  
Ready = Memory



### \* Processor Device (or Address) I/O


I/O Mapped → uses I/O port address to access memory Address (32 bits)

Addressing      Command word (32 bits)

Adv → secured easily

Processor idle time

Disadv. → ready new port of Processor slower down the system



- ↳ group wise same command & Address
- ↳ same Device  $\Rightarrow$  same Address

3 Dr Stage  $\Rightarrow$  Data Communication

1. Initialize
2. Transfer
3. Ending/ Termination

2. Interrupt Method:  $\Rightarrow$  Processor  $\Rightarrow$  BIOS Request

- ↳ One type of signal

- ↳ can be used for both

\* Memory Map

\* I/O Map

Maskable  $\rightarrow$  Processor (INT 21H, INT 16H)

Non-  $\rightarrow$

External Interrupt: allows processor to request transfer

2. Internal : Processor is busy for Interrupts

External 2 types:

## 2. Muskalé

2. Non-Maskable | → Hardware

D → Donee


DC  $\rightarrow$  n Controller

Internal Int. 2 types:  $\rightarrow$  software

1. Software Int.  $\rightarrow$  Coding/Software für Interrupts

2. Specialized Int  $\Rightarrow$  Invalid operation at diff power off 23270

ଓম্ব এই প্রক্রিয়া Interrupt ক্ষেত্রে কোন ক্ষেত্র,



ISR → Interrupt Service Routine

की विषयाएँ Interrupt  
जैसे अन्य काम  
Routine काम,

Interrupt response time: Request stage of interrupt response time is the time

Device:

ISR (Interrupt service Routine and returning of CPU)

ISP (Interrupt service Procedure)

ISR: Interrupt service provide logic

\* CS →

Track into




Fig-9.9

IRET → Interrupt Return

Sequence status: Flag, pointer as value store logic

Main program after jump after ISR → 2780

6 steps:

1. Stack decrement → 2 bytes

2. Flag Register as value store

3. Interrupt Flag disable logic (IF=1)

4. Trap Flag " " " ; Trap Flag → Reset logic

5. CS → segment + offset ; CS, IP store

6. Stack segment decrement off, flag

↳ Instruction pointer, flag store logic

6. ISR → Jump logic



Fig-9.13

ISR (Interrupt service Routine and the value of CS)

ISP (Interrupt service Procedure)

ISR: Interrupt service provide ~~value~~

\* CS →

Trap flag




Fig-9.2

IRET → Interrupt Return

Sequence status: Flag, pointer & value store ~~value~~

Main program ~~value~~ → Jump ~~value~~ ISR → ~~value~~

6 steps:

1. Stack decrement → 2 bytes

2. Flag Register & value store

3. Interrupt Flag disable ~~value~~ (IF=1)

4. Trap Flag " " " ; Trap Flag → Reset ~~value~~

5. CS → segment + offset ; CS, IP store

6. ~~Stack segment decrement~~ off, Flag

→ Instruction pointer, Flag store ~~value~~

6. ISR → Jump ~~value~~




Fig-9.13

Opposite order of Load exec: Address (segment) 926  
Load exec: Address (segment) 926

1.

2.

3.

4.

5.

6.

Time division switch (segment) 926

< 3.5 >

point of segmentation of TIA

ISR  $\rightarrow$  Address 2F 273470

$\downarrow$

Service Procedure Address  $\rightarrow$  IS

$\hookrightarrow$  256 types of Interrupts


CS  $\rightarrow$  2 byte  
IP  $\rightarrow$  2 byte  $\rightarrow$  4 byte  $\rightarrow$  ISR  $\rightarrow$  2 byte

Fig-2-14

1KB  $\rightarrow$

Lower  $\rightarrow$  segment value  $\rightarrow$  type 0

Upper  $\rightarrow$  offset  $\rightarrow$



8086 ~~Processor~~ Developed processor  $\rightarrow$  5000 INT use

5 - 31  $\rightarrow$  reserved INT

32 - 255  $\rightarrow$  user  $\rightarrow$  128 INT use

1st 5 for  $\rightarrow$  predefined




Fig 9.16

type-0: divide 0

$\hookrightarrow$  1: Debugging

$\hookrightarrow$  2: Non-maskable

$\hookrightarrow$  3:

$\hookrightarrow$  4: Overflow interrupt

Type


type No 0 = CS

CS + 2 = IP

29-255

IP 25, CS 4 byte  
BYTE

Device MP  $\rightarrow$  255 INT types  
255 type No 13 types



5 types  $\rightarrow$  Self study

6. Address

$\hookrightarrow$  Service Provide

$\hookrightarrow$  CPU  $\rightarrow$  256  $\rightarrow$  16 bits /

Application

$\hookrightarrow$  Missing 256 bits  $\rightarrow$  8 bits online (256)

## Interrupt Handle:

\* Multiple Interrupt Handle क्या है?

↳ 2 वटा या दो Device होंगे

↳ 8259 processor

\* Normally single interrupt handle क्या है?

\* Interrupt controller क्या होता है?





Fig - 9.17 & 9.18

Priority: Multiple INT sources generally order 8259

IR0 - IR7 → Interrupt source 8259 as INTs

INT & INT interrupt to select INT 9086 as INT → order


2 cycles:

1. Ready INT
2. Type Number Br after

1 Br cycle 4 Br Part

\* interrupt timing diagram 4 Br time of

2 Br Acknowledgement → Ready, type No



\* 8259 Internal Component:

↳ Fixed Priority: Priority for each INT

IR0 → Priority 0000  
IR7 → 1111

IRR (Interrupt

interrupt service register (ISR)

↳ next interrupt service → 3775

trace next 2 INTs after INT (a service is same, same apply)

Mask Register: IRO - IR7 7 bits for enable or disable the interrupt

enable or disable

8 bits of mask define interrupt → F8 - F0

A<sub>0</sub> = Port Address bit Define 2<sup>8</sup> → 2<sup>8</sup> Addr. can define 256 memory

CS → Chip Select → CMOS Device or Select 2<sup>8</sup>

8259 → 1 bit or 2 bit use mask bit for INT 8259 connect 2<sup>8</sup>

\* 8259 2<sup>8</sup> & 8253 3<sup>2</sup> bits can connect 8259 to 8253 connect 2<sup>8</sup>

Or cascading 8259

\* SPIEN → single for Multiple use 8259

↳ Processor to 8259 connected → master

8259 → slave

\* Control Logic → Acknowledgement 8259

\* Cascade Buffer

\* Read-Write

monolithic integrated circuit

8259 is a programmable interrupt controller

8259 is a programmable interrupt controller