short note on 4 bit,8 bit,16 bit and 32 bit,64 bit microprocessor

#### ChatGPT

Microprocessors are essential components of modern computing devices, varying in their processing power and capabilities. Here's a brief overview of 4-bit, 8-bit, 16-bit, 32-bit, and 64-bit microprocessors:

**4-bit Microprocessor:** Early microprocessors with limited processing power, primarily used in simple electronic devices like calculators and early digital watches. They can process data in <u>4-bit chunks</u> at a time, making them suitable for basic arithmetic operations.

**8-bit Microprocessor:** More capable than 4-bit counterparts, 8-bit microprocessors can handle larger data sizes and perform more complex tasks. They were popular in early personal computers and home gaming consoles, providing improved computational abilities.

**16-bit Microprocessor:** Offering enhanced performance and efficiency compared to 8-bit processors, 16-bit microprocessors became prevalent in the 1980s and early 1990s. They enabled more advanced computing tasks, including multitasking and graphical user interfaces, leading to the development of early PCs and gaming systems.

**32-bit Microprocessor:** With even greater processing power and expanded memory addressing capabilities, 32-bit microprocessors revolutionized computing in the 1990s and early 2000s. They facilitated faster data processing, improved system performance, and supported more sophisticated software applications, including operating systems and multimedia programs.

**64-bit Microprocessor:** The latest standard in microprocessor architecture, 64-bit processors offer significantly increased computational capabilities and memory addressing space. They enable more efficient handling of vast

amounts of data, support for larger memory capacities, and enhanced performance for complex computing tasks such as scientific simulations, high-definition multimedia processing, and advanced gaming.

Each advancement in microprocessor architecture represents a significant milestone in the evolution of computing technology, enabling progressively more powerful and versatile devices to meet the demands of modern computing applications.

### difference between 8085 and 8086

The 8085 can perform operations like addition, subtraction, increment, decrement, comparison, AND, shift, OR, and X-OR, but it cannot perform multiplication or division. The 8086 can perform all microprocessor operations, including multiplication and division.

8085 microprocessor	8086 microprocessor
It is 8 bit microprocessor	It is 16 bit microprocessor
It has 16 bit address line	It has 20 bit address line
It has 8 bit data bus	It has 16 bit data bus
clock speed of 8085 microprocessor is 3 MHz	clock speed of 8086 microprocessor vary between 5,8 and 10 MHz for different versions.
It has 5 flags.	It has 9 flags.
It does not support pipelining.	It supports pipelining.
It operates on clock cycle with 50% duty cycle.	It operates on clock cycle with 33% duty cycle.
8085 microprocessor does not support memory segmentation.	8086 microprocessor supports memory segmentation.
It has less number of transistors compare to 8086 microprocessor. It is about 6500 in size.	It has more number of transistors compare to 8085 microprocessor. It is about 29000 in size.
It is accumulator based processor.	It is general purpose register based processor.
It has no minimum or maximum mode.	It has minimum and maximum modes.
In 8085, only one processor is used.	In 8086, more than one processor is used. Additional external processor can also be employed.
In this microprocessor type, only 64 KB memory is used.	In this microprocessor type, 1 MB memory is used.

8085 Microprocessor	8086 Microprocessor
• Is an 8 Bit Microprocessor	• Is a 16 Bit Microprocessor
Has 8 bit data bus	Has 16 bit data bus
Has 16 bit address line	Has 20 bit address line
• Only 64kB of memory can be used (2 <sup>16</sup> )	• 1MB of memory can be used (2 <sup>20</sup> )
Has 5 Flags (Carry, Parity, Sign, Zero, Auxillary Carry)	Has 9 Flags (Carry, Parity, Sign, Zero, Auxillary Carry, Direction, Trap, Interrupt, Overflow)
It is Accumulator based processor	It is General Purpose Register Based Processor
It has no MIN mode or MAX mode	It can operate in any one of MIN or MAX Mode
<ul> <li>Does not support Pipelining</li> </ul>	Supports Pipelining
Does not support Memory     Segmentation	Supports Memory Segmentation
Has 6500 transistors	Has 29000 transistors

8085 microprocessor	8086 microprocessor
It is 8 bit microprocessor	It is 16 bit microprocessor
It has 16 bit address line	It has 20 bit address line
It has 8 bit data bus	It has 16 bit data bus
clock speed of 8085 microprocessor is 3 MHz	clock speed of 8086 microprocessor vary between 5,8 and 10 MHz for different versions.
It has 5 flags.	It has 9 flags.
It does not support pipelining.	It supports pipelining.
It operates on clock cycle with 50% duty cycle.	It operates on clock cycle with 33% duty cycle.
8085 microprocessor does not support memory segmentation.	8086 microprocessor supports memory segmentation.
It has less number of transistors compare to 8086 microprocessor. It is about 6500 in size.	It has more number of transistors compare to 8085 microprocessor. It is about 29000 in size.
It is accumulator based processor.	It is general purpose register based processor.
It has no minimum or maximum mode.	It has minimum and maximum modes.
In 8085, only one processor is used.	In 8086, more than one processor is used. Additional external processor can also be employed
In this microprocessor type, only 64 KB memory is used.	In this microprocessor type, 1 MB memory is used.

### difference between risk and cisk

# RISC vs. CISC

<u> </u>	CISC	RISC
	Emphasis on hardware	Emphasis on software
	Multiple instruction sizes and formats	Instructions of same set with few formats
	Less registers	Uses more registers
	More addressing modes	Fewer addressing modes .
	Extensive use of microprogramming	Complexity in compiler
	Instructions take a varying amount of cycle time	Instructions take one cycle time
	Pipelining is difficult	Pipelining is easy

CISC	RISC
Used in laptops and desktop computers,	Used in smartphones and tablets
made by Intel or AMD	ARM processor
Has more complex hardware	Has simpler hardware
Multiple machine cycles per instruction	Single machine cycle per instruct
Physically larger in size and require more silicon to make thus more expensive	Smaller in size as less complex cir less silicon needed to make thus
Greater energy consumption	Lower energy requirements, and "sleep mode" when not actively
More intensive tasks will do better with CISC	Run at lower clock speed, but can simpler tasks more quickly than 0
Can't support pipelining	Can support pipelining

	RISC	CISC
Instruction Set Complexity	Supports a <u>smaller</u> number of instructions that perform <u>simpler</u> operations.	Supports a wide variety of instructions for complex operations.
Instruction Format	Uses a <u>fixed-length instruction</u> format.	Can have variable-length instruction formats.
Pipeline Design	Has a simpler pipeline design.	Can have longer pipelines with more complex stages.
Memory Access	Relies on load/store architecture; memory access through load and store instructions.	Supports instructions that can directly operate on memory.
Performance and Optimization	Designed for executing instructions in a small number of clock cycles.	May require more clock cycles to execute instructions
Code Density	May require more instructions to perform a task, resulting in larger program sizes.	Can often perform more operations in a single instruction, leading to smaller program sizes.

# Memory banking in 8086

In any processor, there is memory. This memory is stored in locations. Each location can hold one byte (8-bits) of data. Memory banking in 8086 is, having divided the memory into two banks (two parts).

Why can one location store only one byte?

Minimum byte operation needs 1 byte. So it is preferred to assign minimum memory to one location, so that memory is not wasted.

If each location can hold 2 bytes (16-bits) of memory,

- When processor performs 16-bit operations it is good
- But when the processor performs 8-bit operation, then the remaining 8 bits are wasted.

Even if it is a 64-bit intel processor, each location can hold 8 bits of memory only.


Whenever 16-bit data is stored in locations, it is stored in two consecutive memory locations, lower byte is stored in lower address and higher byte is stored in higher address. This concept of lower byte lower location, higher byte in higher location is known as **little Endian rule.** 

Vir each location can store 8-bits how can the processor perform 16-bit operation?

By memory banking.

## **Memory Banking:**

Here we shall consider an 8086 processor which can hold 1MB of memory due to its 20 address lines ( $2^{20} = 1$ MB) [Refer introduction tutorials]. So this 1MB memory is divided into two parts (two banks), where one bank consists of all even addresses and the other bank consists of odd addresses.



Purpose of memory banking:

As the <u>16-bit data</u> is stored in <u>2 locations</u>, lower byte in lower address and upper byte in next consecutive address location.

location	data
00000H	45H
00001H	13H
00002H	
00003H	

The data stored here is 1345H. This is representation of data in hexadecimal form. So whenever the processor needs to fetch this, it first gives the address to the address bus

and fetches 45H and then it gives the next address, then it fetches 13H. So overall a 16-bit processor needs 2 cycles to perform a 16-bit operation, which is completely a wrong concept. This thing led to memory banking.

If the memory can be divided into two parts, with some algorithm, two 8-bit datas can be fetched in one cycle.

As Even bank starts from  $00000_{H}$  and goes up to FFFFE<sub>H</sub>, it stores the lower byte so also known as **lower bank**. Odd bank locations start from  $00001_{H}$  and go upto FFFFF<sub>H</sub>, this stores higher byte, thus also known as **Higher bank** in 8086 How does banking work?

There are totally 20 address lines in 8086, that can access the locations. Each location is decided by these 20 address lines ( $A_0$ ,  $A_1$ ......  $A_{19}$ ).

A19,A3, A2, A1, A0 location  0					$\wedge$	
0       0       0       0       1       1         0       0       0       1       0       2         0       0       0       1       1       3         0       0       1       0       0       4         0       0       1       0       1       5	A19,	A3,	A2,	A1,	AO	location
0 0 0 1 0 2 0 0 0 1 1 3 0 0 1 0 0 4 0 0 1 0 1 5	0	0	0	0	0	0
0 0 0 1 1 3 0 0 1 0 0 4 0 0 1 0 1 5	0	0	0	0	1	1
0 0 1 0 0 4 0 0 1 0 1 5	0	0	0	1	0	2
0 0 1 0 1 5 1 1 1 1 0 FFFFE	0	0	0	1	1	3
1 1 1 0 FFFFE	0	0	1	0	0	4
	0	0	1	0	1	5
1 1 1 1 1 FFFFF	1	1	1	1	0	FFFFE
	1	1	1	1	\1/	FFFFF

If observed, for every consecutive location starting from even location, there is only change in address (  $A_0$  is only different ). For Eg:


Locations  $O_H$  and  $O_H$  are consecutive and have the same address except  $O_H$ . Locations  $O_H$  and  $O_H$  are consecutive but their addresses don't have that similarity.

### Aligned data:

Locations  $0_H$  and  $1_H$  is the example of aligned data. 8086 can fetch this type of data in one cycle.

### Misaligned data:

Locations  $3_H$  and  $4_H$  are the example of misaligned data, 8086 needs 2 cycles to fetch this type of data.




Now we would learn how we can access 16-bit aligned data in one cycle.

If  $A_0$  address line is discarded, 8086 sends a 19-bit address, there are two locations, one location in higher bank and other location in lower with the same address, in this way 8086 can fetch 16 bit data in one cycle. But if  $A_0$  is always discarded, 8086 can only perform 16-bit operations, and cannot perform 8-bit operations. So we need that

- 8086 can be able to select lower bank only for 8-bit operations.
- 8086 can be able to select higher bank only for 8-bit operations.
- 8086 can be able to select both banks at single time for 16-bit operations.

Then BHE, comes into picture. It stands for bus high enable or bank high enable, and it is pronounced as BHE bar.



BHE bar is connected to the active low of the higher bank and  $A_0$  is connected to the active low of lower bank.

Whenever  $A_0 = 0$ , lower bank is selected And if  $A_0 = 1$ , lower bank is not selected  $A_0$  has nothing to do with higher bank Whenever BHE = 0, higher bank is selected

And if BHE = 1, higher bank is not selected

BHE has nothing to do with lower bank

ВНЕ	$A_0$	Mode
0	0	Both the banks are selected and 8086 performs 16-bit operations.
0	1	Higher bank is selected and 8086 performs 8-bit operations with higher bank memory only.
1	0	Lower bank is selected and 8086 performs 8-bit operations with Lower bank memory only.
1	1	Both the banks are discarded and 8086 is in idle mode.

BHE bar and A<sub>0</sub> are decided by the processor according to instructions given.

- If it is an 8-bit instruction given an odd address then BHE=0 and  $A_0 = 1$ .
- If it is a 16-bit instruction then BHE = 0,  $A_0 = 0$

If it is a pentium processor, which is a 64-bit processor. Then there will be 8 memory banks.




Fig. 10.11 Memory interfacing

- A19-A1 are used to address memory banks.
- A0 is used to select Even / Lower Bank.
- BHE is used to select Odd / Higher Bank.
- Common chip select signal is not used.
- Because the processor always doesn't wants
   16-bit data.

