

NV3007 Datasheet

A-Si TFT LCD Single Chip Driver 168RGBx428 Resolution and 262K color

Version 1.0

Jun, 2024

1. Introduction	1
2. Features	2
3. Block Diagram	4
3.1. Block Diagram	4
3.2. Pin Description	5
3.3. Bump Arrangement	8
3.4. Pin Connection	9
3.5. Supported pixel structure	10
3.5.1. Z type pixel structure	10
3.5.2. Bow-shaped type pixel structure	10
3.6. PAD coordinates	11
4. Interface setting	16
4.1. SPI Interface	16
4.1.1. Standard SPI Interface	16
4.1.2. Dual SPI Interface	23
4.1.3. Quad SPI Interface	25
4.1.4. Data Transfer Break and Recovery	30
4.1.5. Data Transfer Pause	32
4.1.6. Data Transfer Mode	33
4.2. Display Data Writing Format	35
4.2.1. Standard SPI 3-line RGB Format	35
4.2.2. Standard SPI 4-line RGB Format	37
4.2.3. 2-data-line mode RGB Format	39
4.2.4. Quad SPI 1-line RGB Format	41
4.2.5. Quad SPI 4-line RGB Format	42
5. Function Description	44
5.1. Display data RAM(DDRAM)	44
5.1.1. Configuration	44
5.1.2. Memory to Display Address Mapping	45
5.2. Address Control	45
5.3. Display Mode	48



	5.3.1. Normal display on or partial mode on, vertical scroll off	48
	5.3.2. Vertical scroll display mode	50
	5.4. Tearing effect output line	51
	5.4.1. Tearing effect line modes	51
	5.4.2. Tearing effect line timing	52
	5.5. Source driver	53
	5.6. GIP driver	53
	5.7. Scan mode setting	54
	5.8. Gamma Correction	55
	5.9. Power Definition	58
	5.9.1. Power Levels	58
	5.9.2. Power On/Off Sequence	59
	5.9.3. Uncontrolled Power Off	60
	5.9.4. Power Flow Chart	61
	5.9.5. LCD power generation circuit	62
	5.10. Input/output pin state	64
	5.10.1. Output pins	64
	5.10.2. Input pins	65
5. C	Command	66
	6.1. Command List	66
	6.1.1. Public Registers Command	66
	6.1.2. Private Registers Command	68
	6.2. Description of Public Registers Command	77
	6.2.1. No operation(00h)	77
	6.2.2. Read display ID(04h)	77
	6.2.3. Read display status (09h)	78
	6.2.4. Sleep In(10h)	80
	6.2.5. Sleep Out(11h)	81
	6.2.6. Partial mode on(12h)	82
	6.2.7. Normal display mode on(13h)	83
	6.2.8. Display inversion off(20h)	83



6.2.9. Display inversion on(21h)	84
6.2.10. Display off(28h)	85
6.2.11. Display on(29h)	85
6.2.12. Column address set(2Ah)	86
6.2.13. Row address set(2Bh)	87
6.2.14. Memory write(2Ch)	88
6.2.15. Memory read(2Eh)	88
6.2.16. Partial area(30h)	89
6.2.17. Vertical scrolling definition(33h)	90
6.2.18. Te off(34h)	92
6.2.19. Te on(35h)	92
6.2.20. Memory access control(36h)	93
6.2.21. Vertical scrolling start address(37h)	95
6.3.22. Idle mode off(38h)	96
6.2.23. Idle mode on(39h)	97
6.2.24. Pixel format set(3Ah)	98
6.2.25. Write memory continue(3Ch)	99
6.2.26. Horizontal scrolling definition(3Dh)	100
6.2.27. Horizontal scrolling start address(3Eh)	102
6.3. Description of Private Registers Command 1	103
6.3.1. Interface control 1(40h)	103
6.3.2. Interface control 2(41h)	103
6.3.3. Interface control 3(42h)	104
6.3.4. Interface control 4(43h)	105
6.3.5. Tearing effect control 1(44h)	106
6.3.6. Tearing effect control 2(45h)	106
6.3.7. Tearing effect control 3(46h)	107
6.3.8. Tearing effect control 4(47h)	107
6.3.9. Tearing effect control 5(48h)	108
6.3.10. Scan direction control(49h)	109
6.3.11. OTP control 1(4Ah)	109



6.3.12. OTP control 2(4Bh)	109
6.3.13. OTP control 3(4Ch)	110
6.3.14. OTP control 4(4Dh)	110
6.3.15. Memory access control(4Fh)	111
6.3.16. Internal timing control 1(53h)	112
6.3.17. Internal timing control 2(54h)	112
6.3.18. Internal timing control 3(55h)	112
6.3.19. Internal timing control 4(56h)	112
6.3.20. Ibias control(57h)	113
6.3.21. LVD control(59h)	114
6.3.22. RAMCTRL 1(5Ch)	115
6.3.23. RAMCTRL 2(5Dh)	115
6.3.24. RDBIST(5Eh)	116
6.4. Description of Private Registers Command 2	117
6.4.1. Gamma control(60~7Fh)	117
6.4.2. Regulator control(80~81h)	119
6.4.3. VDDS control(82h)	120
6.4.4. Gamma ldo control 1(83h)	121
6.4.5. Gamma ldo control2(84h)	122
6.4.6. Gamma ldo control 3(85h)	123
6.4.7. ESD control 2(8Bh)	124
6.4.8. ESD control 3(8Ch)	125
6.4.9. Gamma Shift(8Dh)	125
6.4.10. RDOTPLD(8Eh)	125
6.4.11. Pump control 1(8Fh)	126
6.4.12. Pump control 2(90h)	127
6.4.13. Pump control 3(91h)	127
6.4.14. Pump control 4(92h)	128
6.4.15. Pump control 5(93h)	128
6.4.16. Pump control 6(94h)	129
6.4.17. Pump control 7(95h)	129



6.4.18. Pump control 8(96h)	130
6.4.19. Pump control 9(97h)	130
6.4.20. Pump control 10(98h)	131
6.4.21. Pump control 11(99h)	132
6.4.22. Pump control 12(9Ah)	132
6.4.23. Pump control 13(9Bh)	133
6.4.24. Pump control 14(9Ch)	133
6.4.25. Pump control 15(9Dh)	134
6.4.26. Pump control 16(9Eh)	134
6.4.27. Pump control 17(9Fh)	135
6.5. Description of Private Registers Command 3	136
6.5.1. GOA control(A0h)	136
6.5.2. GOA VST control(A1h~AAh)	137
6.5.3. GOAVEND control(ABh~B8h)	138
6.5.4. GOACLK control(B9h~D1h)	141
6.5.5. GOA RST control(D2h~D9h)	143
6.5.6. Read ID1(DAh)	145
6.5.7. Read ID2(DBh)	145
6.5.8. Read ID3(DCh)	146
6.5.9. Write ID1(DDh)	146
6.5.10. Write ID2(DEh)	146
6.5.11. Write ID3(DFh)	146
6.6. Description of Private Registers Command 4	147
6.6.1. Source control(E0h~F2h)	147
6.6.2. CP test 1(F4h)	151
6.6.3. CP test 2(F5h)	151
6.6.4. FSM Control(F9h)	152
6.6.5. Pad control (FBh)	153
6.6.6. RDSTATE(FCh)	153
6.6.7. Read power status(FDh)	154
OTP Programming Flow	155



8. Electrical Characteristics	156
8.1. Absolute Maximum Ratings	156
8.2. DC Characteristics	157
8.3. AC Characteristics	158
8.3.1. Display Serial Interface Timing Characteristics (3	3-line SPI system)158
8.3.2. Display Serial Interface Timing Characteristics (4	4-line SPI system)159
8.3.3. Display Serial Interface Timing Characteristics (4)	4-line QSPI system)160
9. GENERATION REVISION HISTORY	210



1. Introduction

NV3007 is a single-chip driver for 262,144-color, a-Si TFT liquid crystal display with maximum resolution of 168RGBx428 dots. It contains 252-channel source driver, a 24-channel GIP driver which used for dual-gate control, 161,784-byte GRAM for graphic display data, internal precise power supply circuit which supports full color, 8-color display mode and sleep mode.

NV3007 provides 3-/4-line serial peripheral interface (SPI), quad serial peripheral interface (QSPI). The display area can be specified in internal GRAM by window address function.

NV3007 is suitable for medium or small size portable products which low power characteristics is major concern. And it can make a display system with fewest components.

An ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.



2. Features

- ◆ Display resolution option:
 - ➤ 168(RGB)(H) x428(V)
- ◆ LCD Driver Output:
 - Source outputs: 252 channels
 - ➤ GIP outputs: 24 channels for dual-gate control
- ◆ Interface:
 - ➤ 8-bit/9-bit Serial Peripheral Interface (SPI) and 2 data lane SPI
 - > Quad serial peripheral interface
- ♦ On chip Build-In Circuits:
 - > Timing generator
 - Oscillator
 - > Graphic RAM: 161,784-byte
 - ➤ DC/DC converter
- ◆ Build-In NV Memory for LCD Initial Register Setting
 - > OTP to store ID1~ID3
 - > OTP(One-Time-Programming) memory store initialization register settings
- ◆ Low-power consumption architecture used
- ◆ Power supplies Range:
 - ➤ I/O and digital voltage (IOVCC): 1.8V ~ 3.6V
 - ➤ Analog voltage range (VCI): 2.8V ~ 3.6V
- ♦ Output Voltage Range:
 - > Source/Gamma power supply voltage
 - GVDD \sim GVCL = 6.4V \sim -4.2V
 - ➤ Gate driver output voltage
 - VGH GND = $12.0V \sim 15.5V$
 - VGL GND = $-9.0V \sim -12.5V$
 - VGH VGL ≤ 28V
 - VCOM connect to ground



- ♦ Display color:
 - Normal mode: Full color, 262K-color (color depth selectable)
 - ➤ Idle mode: 8-color
- ◆ Driving Algorithm:
 - Dot Inversion
 - > Column Inversion
- ◆ Power saving mode: Sleep mode
- ◆ Operate temperature range: -30°C to 85°C
- ◆ No need for external electronic component
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only



3. Block Diagram

3.1. Block Diagram




Figure 3-1 Block Diagram



3.2. Pin Description

Power Supply Pins						
Pin Name I/O Pin Type (Voltage Level)		· · ·	Descriptions			
IOVCC	I	I/O Power	Power supply for IO circuits(1.8~3.6V)			
VCI	I	Analog Power	Power supply for analog circuits(2.8~3.6V)			
IGND	I	I/O Ground	Ground for IO system.			
GND	I	Analog Ground	ound Ground for analog system.			
VPP	I	NVM Power	Power supply for internal NVM. When writing NVM, it needs external power supply voltage (8.25V). If not used, let this pin open.			

Table 3-2-1 Power Supply Pins

Interface Logic Signals							
Pin Name	I/O	Pin Type (Voltage Level)	Descriptions				
			Select the	Select the interface mode			
			IM<1.>	IM<0.>	Interface Mode	Data Pins in use	
			0		3-wire 9-bit data serial interface	SDA: In/Out	
IM<1:0>	I	Digital Input	0	1	2 data line serial interface	SDA: In/Out, D/CX:In	
		(IOVCC/ IGND)	1	1	4-wire 8-bit data serial interface	SDA: In/Out	
					1-wire quad Serial Peripheral Interface	SDA: In/Out	
			1(or 0)	0(or 0)	4-wire quad Serial Peripheral Interface	SDA: In D/CX: In SDA2: In SDA3: In	
RESX	I	Digital Input (IOVCC/ IGND)		This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.			
CSX	I	Digital Input (IOVCC/ IGND)	Chip selec	ct input pii	n("Low" enable).		
D/CX	I	Digital Input (IOVCC/ IGND)	This pin is used to select "Data or Command" in 4-wire serial interface When DCX='1', data is selected. When DCX='0', command is selected. This pin is used serial interface data in 2 data line / 4-wire quad serial peripheral interface. If not used, this pin should be connected to IOVCC or IGND.				
SCL	I	Digital Input (IOVCC/ IGND)	This pin is	s used seri	al interface clock	in serial data interface.	
SDA	I/O	Digital I/O (IOVCC/ IGND)	Serial in/out signal in 3-wire 9-bit/4-wire 8-bit/2 data line/1-wire quad serial data interface. Serial input signal in 4-wire quad serial data interface. The data is applied on the rising edge of the SCL signal.				
SDA2	I	Digital Input (IOVCC/ IGND)	This pin is used serial interface data in 4-wire quad serial peripheral interface. If not used, this pin should be connected to IOVCC or IGND.				
SDA3	I	Digital Input (IOVCC/ IGND)	This pin is used serial interface data in 4-wire quad serial peripheral interface. If not used, this pin should be connected to IOVCC or IGND.				
TE	О	Digital Output (IOVCC/ IGND)	Tearing effect signal is used to synchronize MPU to frame memory writing. If not used, please let this pin open.				

Table 3-2-2 Interface Logic Signals



	LCD Driver Output Pins						
Pin Name I/O Pin Type		Pin Type	Descriptions				
S252~S1	О	Source	Source output signals. Leave the pin to open when not in use.				
G24~G1	О	Gate	Gate output signals. Leave the pin to open when not in use.				
VCOM	0	Ground	Connect to ground.				
VGH	0	Power	Power supply for the gate driver(Positive).				
VGL	О	Power	Power supply for the gate driver(Negative).				

Table 3-2-3 LCD Driver Output Pins

Test and Other Pins					
Pin Name	I/O	Pin Type	Descriptions		
DVDD O Open		Open	Internal test pins.		
DVDD	0	Орен	Leave the pin open.		
DDVDH	O	Open	Power pad for analog circuit.		
		open	Leave the pin open.		
DDVDL	О	Open	Power pad for analog circuit.		
		1	Leave the pin open.		
VDDS	О	Open	Power pad for analog circuit.		
			Leave the pin open.		
GVDD	О	Open	Internal test pins.		
			Leave the pin open.		
GVSP	О	Open	Internal test pins.		
			Leave the pin open. Internal test pins.		
GVCL	O		<u>^</u>		
			Leave the pin open.		
OSC_IN	_IN I	Open	Internal test pins.		
			Leave the pin open.		
OSC_SEL	-	Internal test pins.			
			Leave the pin open.		
TESTO/TEST1	О	Open	Internal test pins.		
TEST2/TEST3		•	Leave the pin open.		
IB_T	О	Open	Internal test pins.		
		•	Leave the pin open.		
VREF_T	О	Open	Internal test pins.		
		_	Leave the pin open.		
VBG_T	О	Open	Internal test pins.		
			Leave the pin open.		
DUM	DUM - Open		These pins are dummy. Leave the pin open.		
			Leave the pin open.		

Table 3-2-4 Test and Other Pins




No.	Item		Description	
1	Source Driver		252 channels	
2	GIP Diver for gate control		24 channels	
3	TFT Display's Capacitor Structure		Cst structure only (Cst on Common)	
		S1~S252	V0~V63 grayscales	
4	Drive Output	G1~G24	VGH-VGL	
		IOVCC	1.8 ~ 3.6V	
5	Input Voltage	VCI	2.8 ~ 3.6V	
	Liquid Crystal Drive Voltages	DDVDH	6.2 ~ 6.8V	
		DDVDL	-4.0V ~ -5.0V	
6		VGH	12.0 ~ 15.5V	
		VGL	-9.0 ~ -12.5V	
		VGH – VGL	Max.28.0V	
		DDVDH	VCI*3	
_	Internal Boost circuits	DDVDL	VCI*-2	
7		VGH	VCI*7	
		VGL	VCI*-6	

Table 3-2-5 Liquid crystal power supply specifications




3.3. Bump Arrangement






3.4. Pin Connection






3.5. Supported pixel structure

3.5.1. Z type pixel structure



3.5.2. Bow-shaped type pixel structure





3.6. PAD coordinates

NO	PAD Name	X-axis	Y-axis
1	GND	-5321	-272
2	GND	-5276	-272
3	GND	-5231	-272
4	VCI	-5186	-272
5	VCI	-5141	-272
6	VCI	-5096	-272
7	IOVCC	-5051	-272
8	IOVCC	-5006	-272
9	IGND	-4961	-272
10	IGND	-4916	-272
11	SDA	-4871	-272
12	SCL	-4826	-272
13	DCX	-4781	-272
14	SDA2	-4736	-272
15	SDA3	-4691	-272
16	CSX	-4646	-272
17	TE	-4601	-272
18	RESX	-4556	-272
19	IM<0>	-4511	-272
20	IM<1>	-4466	-272
21	OSC_IN	-4421	-272
22	TEST0	-4376	-272
23	OSC_SEL	-4331	-272
24	TEST1	-4286	-272
25	TEST2	-4241	-272
26	TEST3	-4196	-272
27	DUM	-4151	-272
28	DUM	-4106	-272
29	DUM	-3251	-272
30	DUM	-3071	-272
31	DUM	-2891	-272
32	DUM	-2711	-272
33	DUM	-2531	-272
34	DVDD	-2289	-272
35	DVDD	-2244	-272
36	DDVDH	-2199	-272
37	DDVDH	-2154	-272
38	VDDS	-2109	-272
39	VDDS	-2064	-272
40	VCI	-2019	-272

NO	PAD Name	X-axis	Y-axis
41	VCI	-1974	-272
42	VCI	-1929	-272
43	GND	-1884	-272
44	GND	-1839	-272
45	GND	-1794	-272
46	IB_T	-1749	-272
47	IB_T	-1704	-272
48	VREF_T	-1659	-272
49	VREF_T	-1614	-272
50	VBG_T	-1569	-272
51	VBG_T	-1524	-272
52	DUM	-1299	-272
53	DUM	-1119	-272
54	DUM	-939	-272
55	DUM	-759	-272
56	DUM	-579	-272
57	DUM	-399	-272
58	DUM	-219	-272
59	DUM	-39	-272
60	DUM	141	-272
61	DUM	321	-272
62	DUM	501	-272
63	DUM	681	-272
64	DUM	861	-272
65	DUM	1041	-272
66	DUM	1221	-272
67	DUM	1401	-272
68	GND	1564	-272
69	GND	1609	-272
70	GND	1654	-272
71	VCI	1699	-272
72	VCI	1744	-272
73	VCI	1789	-272
74	DUM	1969	-272
75	DUM	2149	-272
76	DUM	2329	-272
77	DUM	2509	-272
78	GVDD	2627	-272
79	GVDD	2672	-272
80	GVSP	2717	-272

NO	PAD Name	X-axis	Y-axis
81	GVSP	2762	-272
82	GVCL	2807	-272
83	GVCL	2852	-272
84	DDVDL	2897	-272
85	DDVDL	2942	-272
86	DUM	3122	-272
87	DUM	3302	-272
88	DUM	3482	-272
89	DUM	3662	-272
90	DUM	3842	-272
91	VCI	4051	-272
92	VCI	4096	-272
93	VCI	4141	-272
94	GND	4186	-272
95	GND	4231	-272
96	GND	4276	-272
97	VPP	4321	-272
98	VPP	4366	-272
99	DUM	4411	-272
100	DUM	4456	-272
101	DUM	4501	-272
102	DUM	4546	-272
103	DUM	4591	-272
104	DUM	4636	-272
105	DUM	4681	-272
106	DUM	4726	-272
107	DUM	4771	-272
108	DUM	4816	-272
109	DUM	4861	-272
110	DUM	4906	-272
111	DUM	4951	-272
112	DUM	4996	-272
113	DUM	5041	-272
114	DUM	5086	-272
115	VCOM	5282	272
116	VCOM	5244	272
117	VCOM	5206	272
118	VCOM	5168	272
119	VCOM	5130	272
120	VGH	4870	272



NO	PAD Name	X-axis	Y-axis
121	VGH	4832	272
122	VGH	4794	272
123	VGH	4756	272
124	VGL	4718	272
125	VGL	4680	272
126	VGL	4642	272
127	VGL	4604	272
128	GOUT<1>	4566	272
129	GOUT<1>	4528	272
130	GOUT<2>	4490	272
131	GOUT<2>	4452	272
132	GOUT<3>	4414	272
133	GOUT<3>	4376	272
134	GOUT<4>	4338	272
135	GOUT<4>	4300	272
136	GOUT<5>	4262	272
137	GOUT<5>	4224	272
138	GOUT<6>	4186	272
139	GOUT<6>	4148	272
140	GOUT<7>	4110	272
141	GOUT<7>	4072	272
142	GOUT<8>	4034	272
143	GOUT<8>	3996	272
144	GOUT<9>	3958	272
145	GOUT<9>	3920	272
146	GOUT<10>	3882	272
147	GOUT<10>	3844	272
148	GOUT<11>	3806	272
149	GOUT<11>	3768	272
150	GOUT<12>	3730	272
151	GOUT<12>	3692	272
152	DUM	3654	272
153	DUM	3438	132
154	DUM	3424	257
155	DUM	3410	132
156	DUM	3396	257
157	DUM	3382	132
158	DUM	3368	257
159	DUM	3354	132
160	DUM	3340	257
161	DUM	3326	132
162	DUM	3312	257

NO	PAD Name	X-axis	Y-axis
163	DUM	3298	132
164	DUM	3284	257
165	DUM	3270	132
166	DUM	3256	257
167	DUM	3242	132
168	DUM	3228	257
169	DUM	3214	132
170	DUM	3200	257
171	DUM	3186	132
172	DUM	3172	257
173	DUM	3158	132
174	DUM	3144	257
175	DUM	3130	132
176	DUM	3116	257
177	DUM	3102	132
178	DUM	3088	257
179	DUM	3074	132
180	DUM	3060	257
181	DUM	3046	132
182	DUM	3032	257
183	DUM	3018	132
184	DUM	3004	257
185	DUM	2990	132
186	DUM	2976	257
187	DUM	2962	132
188	DUM	2948	257
189	DUM	2934	132
190	DUM	2920	257
191	DUM	2906	132
192	DUM	2892	257
193	DUM	2878	132
194	DUM	2864	257
195	DUM	2850	132
196	DUM	2836	257
197	DUM	2822	132
198	DUM	2808	257
199	DUM	2794	132
200	DUM	2780	257
201	DUM	2766	132
202	DUM	2752	257
203	DUM	2738	132
204	DUM	2724	257

NO	PAD Name	X-axis	Y-axis
205	DUM	2710	132
206	DUM	2696	257
207	DUM	2682	132
208	DUM	2668	257
209	S<1>	2654	132
210	S<2>	2640	257
211	S<3>	2626	132
212	S<4>	2612	257
213	S<5>	2598	132
214	S<6>	2584	257
215	S<7>	2570	132
216	S<8>	2556	257
217	S<9>	2542	132
218	S<10>	2528	257
219	S<11>	2514	132
220	S<12>	2500	257
221	S<13>	2486	132
222	S<14>	2472	257
223	S<15>	2458	132
224	S<16>	2444	257
225	S<17>	2430	132
226	S<18>	2416	257
227	S<19>	2402	132
228	S<20>	2388	257
229	S<21>	2374	132
230	S<22>	2360	257
231	S<23>	2346	132
232	S<24>	2332	257
233	S<25>	2318	132
234	S<26>	2304	257
235	S<27>	2290	132
236	S<28>	2276	257
237	S<29>	2262	132
238	S<30>	2248	257
239	S<31>	2234	132
240	S<32>	2220	257
241	S<33>	2206	132
242	S<34>	2192	257
243	S<35>	2178	132
244	S<36>	2164	257
245	S<37>	2150	132
246	S<38>	2136	257



NO	PAD Name	X-axis	Y-axis
247	S<39>	2122	132
248	S<40>	2108	257
249	S<41>	2094	132
250	S<42>	2080	257
251	S<43>	2066	132
252	S<44>	2052	257
253	S<45>	2032	132
254	S<46>	2024	257
255	S<47>	2010	132
256		1996	
	S<48>		257
257	S<49>	1982	132
258	S<50>	1968	257
259	S<51>	1954	132
260	S<52>	1940	257
261	S<53>	1926	132
262	S<54>	1912	257
263	S<55>	1898	132
264	S<56>	1884	257
265	S<57>	1870	132
266	S<58>	1856	257
267	S<59>	1842	132
268	S<60>	1828	257
269	S<61>	1814	132
270	S<62>	1800	257
271	S<63>	1786	132
272	S<64>	1772	257
273	S<65>	1758	132
274	S<66>	1744	257
275	S<67>	1730	132
276	S<68>	1716	257
277	S<69>	1702	132
278	S<70>	1688	257
279	S<71>	1674	132
280	S<72>	1660	257
281	S<73>	1646	132
282	S<74>	1632	257
283	S<75>	1618	132
284	S<76>	1604	257
285	S<77>	1590	132
286	S<78>	1576	257
287	S<79>	1562	132
288	S<80>	1548	257

NO	PAD Name	X-axis	Y-axis
289	S<81>	1534	132
290	S<82>	1520	257
291	S<83>	1506	132
292	S<84>	1492	257
293	S<85>	1478	132
294	S<86>	1464	257
295	S<87>	1450	132
296	S<88>	1436	257
297	S<89>	1422	132
298	S<90>	1408	257
299	S<91>	1394	132
300	S<92>	1380	257
301	S<93>	1366	132
302	S<94>	1352	257
303	S<95>	1338	132
304	S<96>	1324	257
305	S<97>	1310	132
306	S<98>	1296	257
307	S<99>	1282	132
308	S<100>	1268	257
309	S<101>	1254	132
310	S<102>	1240	257
311	S<103>	1226	132
312	S<104>	1212	257
313	S<105>	1198	132
314	S<106>	1184	257
315	S<107>	1170	132
316	S<108>	1156	257
317	S<109>	1142	132
318	S<110>	1128	257
319	S<111>	1114	132
320	S<112>	1100	257
321	S<113>	1086	132
322	S<114>	1072	257
323	S<115>	1058	132
324	S<116>	1044	257
325	S<117>	1030	132
326	S<118>	1016	257
327	S<119>	1002	132
328	S<120>	988	257
329	S<121>	974	132
330	S<122>	960	257

NO	PAD Name	X-axis	Y-axis
331	S<123>	946	132
332	S<124>	932	257
333	S<125>	918	132
334	S<126>	904	257
335	DUM	890	132
336	DUM	876	257
337	DUM	-876	257
338	DUM	-890	132
339	S<127>	-904	257
340	S<128>	-918	132
341	S<129>	-932	257
342	S<130>	-946	132
343	S<131>	-960	257
344	S<132>	-974	132
345	S<133>	-988	257
346	S<134>	-1002	132
347	S<135>	-1016	257
348	S<136>	-1030	132
349	S<137>	-1044	257
350	S<138>	-1058	132
351	S<139>	-1072	257
352	S<140>	-1086	132
353	S<141>	-1100	257
354	S<142>	-1114	132
355	S<143>	-1128	257
356	S<144>	-1142	132
357	S<145>	-1156	257
358	S<146>	-1170	132
359	S<147>	-1184	257
360	S<148>	-1198	132
361	S<149>	-1212	257
362	S<150>	-1226	132
363	S<151>	-1240	257
364	S<152>	-1254	132
365	S<153>	-1268	257
366	S<154>	-1282	132
367	S<155>	-1296	257
368	S<156>	-1310	132
369	S<157>	-1324	257
370	S<158>	-1338	132
371	S<159>	-1352	257
372	S<160>	-1366	132



NO	PAD Name	X-axis	Y-axis
373	S<161>	-1380	257
374	S<162>	-1394	132
375	S<163>	-1408	257
376	S<164>	-1422	132
377	S<165>	-1436	257
378	S<166>	-1450	132
379	S<167>	-1464	257
380	S<168>	-1478	132
381	S<169>	-1492	257
382	S<170>	-1506	132
383	S<171>	-1520	257
384	S<172>	-1534	132
385	S<173>	-1548	257
386	S<174>	-1562	132
387	S<175>	-1576	257
388	S<176>	-1590	132
389	S<177>	-1604	257
390	S<178>	-1618	132
391	S<179>	-1632	257
392	S<180>	-1646	132
393	S<181>	-1660	257
394	S<182>	-1674	132
395	S<183>	-1688	257
396	S<184>	-1702	132
397	S<185>	-1716	257
398	S<186>	-1730	132
399	S<187>	-1744	257
400	S<188>	-1758	132
401	S<189>	-1772	257
402	S<190>	-1786	132
403	S<191>	-1800	257
404	S<192>	-1814	132
405	S<193>	-1828	257
406	S<194>	-1842	132
407	S<195>	-1856	257
408	S<196>	-1870	132
409	S<197>	-1884	257
410	S<198>	-1898	132
411	S<199>	-1912	257
412	S<200>	-1926	132
413	S<201>	-1940	257
414	S<202>	-1954	132

NO	PAD Name	X-axis	Y-axis
415	S<203>	-1968	257
416	S<204>	-1982	132
417	S<205>	-1996	257
418	S<206>	-2010	132
419	S<207>	-2024	257
420	S<208>	-2038	132
421	S<209>	-2052	257
422	S<210>	-2066	132
423	S<211>	-2080	257
424	S<212>	-2094	132
425	S<213>	-2108	257
426	S<214>	-2122	132
427	S<215>	-2136	257
428	S<216>	-2150	132
429	S<217>	-2164	257
430	S<218>	-2178	132
431	S<219>	-2192	257
432	S<220>	-2206	132
433	S<221>	-2220	257
434	S<222>	-2234	132
435	S<223>	-2248	257
436	S<224>	-2262	132
437	S<225>	-2276	257
438	S<226>	-2290	132
439	S<227>	-2304	257
440	S<228>	-2318	132
441	S<229>	-2332	257
442	S<230>	-2346	132
443	S<231>	-2360	257
444	S<232>	-2374	132
445	S<233>	-2388	257
446	S<234>	-2402	132
447	S<235>	-2416	257
448	S<236>	-2430	132
449	S<237>	-2444	257
450	S<238>	-2458	132
451	S<239>	-2472	257
452	S<240>	-2486	132
453	S<241>	-2500	257
454	S<242>	-2514	132
455	S<243>	-2528	257
456	S<244>	-2542	132

NO	PAD Name	X-axis	Y-axis
457	S<245>	-2556	257
458	S<246>	-2570	132
459	S<247>	-2584	257
460	S<248>	-2598	132
461	S<249>	-2612	257
462	S<250>	-2626	132
463	S<251>	-2640	257
464	S<252>	-2654	132
465	DUM	-2668	257
466	DUM	-2682	132
467	DUM	-2696	257
468	DUM	-2710	132
469	DUM	-2724	257
470	DUM	-2738	132
471	DUM	-2752	257
472	DUM	-2766	132
473	DUM	-2780	257
474	DUM	-2794	132
475	DUM	-2808	257
476	DUM	-2822	132
477	DUM	-2836	257
478	DUM	-2850	132
479	DUM	-2864	257
480	DUM	-2878	132
481	DUM	-2892	257
482	DUM	-2906	132
483	DUM	-2920	257
484	DUM	-2934	132
485	DUM	-2948	257
486	DUM	-2962	132
487	DUM	-2976	257
488	DUM	-2990	132
489	DUM	-3004	257
490	DUM	-3018	132
491	DUM	-3032	257
492	DUM	-3046	132
493	DUM	-3060	257
494	DUM	-3074	132
495	DUM	-3088	257
496	DUM	-3102	132
497	DUM	-3116	257
498	DUM	-3130	132



NO	PAD Name	X-axis	Y-axis
499	DUM	-3144	257
500	DUM	-3158	132
501	DUM	-3172	257
502	DUM	-3186	132
503	DUM	-3200	257
504	DUM	-3214	132
505	DUM	-3228	257
506	DUM	-3242	132
507	DUM	-3256	257
508	DUM	-3270	132
509	DUM	-3284	257
510	DUM	-3298	132
511	DUM	-3312	257
512	DUM	-3326	132
513	DUM	-3340	257
514	DUM	-3354	132
515	DUM	-3368	257
516	DUM	-3382	132
517	DUM	-3396	257
518	DUM	-3410	132
519	DUM	-3424	257
520	DUM	-3438	132
521	DUM	-3654	272
522	GOUT<13>	-3692	272
523	GOUT<13>	-3730	272
524	GOUT<14>	-3768	272
525	GOUT<14>	-3806	272
526	GOUT<15>	-3844	272
527	GOUT<15>	-3882	272
528	GOUT<16>	-3920	272
529	GOUT<16>	-3958	272
530	GOUT<17>	-3996	272
531	GOUT<17>	-4034	272
532	GOUT<18>	-4072	272
533	GOUT<18>	-4110	272
534	GOUT<19>	-4148	272
535	GOUT<19>	-4186	272
536	GOUT<20>	-4224	272
537	GOUT<20>	-4262	272
538	GOUT<21>	-4300	272
539	GOUT<21>	-4338	272
540	GOUT<22>	-4376	272

NO	PAD Name	X-axis	Y-axis
541	GOUT<22>	-4414	272
542	GOUT<23>	-4452	272
543	GOUT<23>	-4490	272
544	GOUT<24>	-4528	272
545	GOUT<24>	-4566	272
546	VGL	-4604	272
547	VGL	-4642	272
548	VGL	-4680	272
549	VGL	-4718	272
550	DUM	-4756	272
551	DUM	-4794	272
552	DUM	-4832	272
553	DUM	-4870	272
554	VCOM	-5130	272
555	VCOM	-5168	272
556	VCOM	-5206	272
557	VCOM	-5244	272
558	VCOM	-5282	272

Name	X-axis	Y-axis	
left mark	-5000	296.5	
right mark	5000	296.5	



4. Interface setting

4.1. SPI Interface

The selection of interface is done by IM [1:0] bits. Please refer to the Table in the following.

IM1	IM0	Interface Mode	CSX	D/CX	SCL	Function
0	1	3-wire serial interface	"L"	-	Ţ	Write/Read command, parameter or display data.
		2 data line serial				
1	1	4-wire serial interface	"L"	"H/L"	Ţ	Write/Read command, parameter or display data.
1 (or 0)	0 (or 0)	1-wire quad Serial Peripheral Interface	"L"	-	Ţ	Write/Read command, parameter or display data.
		4-wire quad Serial Peripheral Interface				

Table 4-1 Interface Type Selection

4.1.1. Standard SPI Interface

NV3007 supplies 3-line/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and NV3007. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA). The 4-line serial mode consists of the Data/ Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA) for data transmission. The data bus (SDA2 and SDA3), which are not used, must be connected to IGND. Serial clock (SCL) is used for interface with MPU only, so it can be stopped when no communication is necessary.

These shown figures are the example of 3-line/4-line SPI interface.




Figure 4-1-1-1 3-line SPI interface



4-line Serial Interface SCL D/CX CSX SDA SDA 2 SDA 2 SDA 3


Figure 4-1-1-2 4-line SPI interface



4.1.1.1. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to NV3007. The 3-line serial data packet contains a data/command select bit (D/CX) and a transmission byte. In 4-line serial interface, data packet contains just transmission byte and control bit D/CX is transferred by the D/CX pin. If the D/CX bit "low", the transmission byte is interpreted as a command byte. If the D/CX is "high", the transmission byte is stored as the display data RAM(Memory write command), or command register as parameter.

Any instruction can be sent in any order to NV3007 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.







Figure 4-1-1-1 Serial interface data stream format



Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by NV3007 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.








Figure 4-1-1-2 Serial interface write sequence



4.1.1.2. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from NV3007. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. NV3007 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has two types of transmitted command data (single/multi-byte) according command code.











Figure 4-1-1-2-1 3-line serial interface read sequence








Figure 4-1-1-2-2 4-line serial interface read sequence



4.1.2. Dual SPI Interface

NV3007 supplies Dual-SPI interfaces for communication between host and NV3007. 2 data lane serial interface use: CSX (chip enable), SCL (serial clock) and SDA (serial data input 1/output), and D/CX (serial data input 2).

The shown figure is the example of 2-data line serial interface.




Figure 4-1-2 2-data line serial interface

4.1.2.1. Write Cycle Sequence

Command write mode:

The command write protocol of 2 data lane serial interface is the same with the 3-line serial interface, so users can ignore the input data of D/CX.

Any instruction can be sent in any order to the driver. The MSB is transmitted first. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.






Figure 4-1-2-1 3-line serial interface command write mode protocol

SRAM write mode:

The SRAM write mode of 2 data line serial interface need use SDA pin and D/CX pin to be data input pins.

4.1.2.2. Read Cycle Sequence

The read mode of 2 data lane serial interface is the same with the 3-line serial interface and D/CX pin can be ignored.



4.1.3. Quad SPI Interface

NV3007 supplies 1-line and 4-line bi-directional serial interfaces for communication between host and NV3007. Here 1-line and 4-line represent the number of data lines. The 1-line serial mode consists of chip enabled input (CSX), serial clock input (SCL), and serial data Input/output (SDA), The 4-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL), the serial data Input/output (SDA(SIO0) and serial data Input (D/CX(SI1) & SDA2(SI2) & SDA3(SI3)) for data transmission. Serial clock (SCL) is used for interface with MPU only, so it can be stopped when no communication is necessary.

Each transmission has three part: op-code (first byte after CSX falling edge), Address and Data. op-code used to distinguish different operations between MPU and NV3007 as below table shown.

OP code	Operation	Description
	Write Command	In general, this operation used to write registers.
02H		When the address is "2C" or "3C", the following
		data is identified as RAM data.
03H	Read Command	Read register content from NV3007
32H	Write RAM data	The address must be "2C" or "3C" and the timing
		takes 24 cycles, see the section 4.2.5 for details
12H	Write RAM data	The address must be "2C" or "3C" and the timing
		takes 6 cycles, see the section 4.2.5 for details

Note: Each transmission must end with CSX rising edge.



These shown figures are the example of 1-line/4-line Quad SPI interface.




Figure 4-1-3-1 1-line Quad SPI interface




Figure 4-1-3-2 4-line Quad SPI interface



4.1.3.1. Write Cycle Sequence

The write mode of the interface means that the host writes commands or data to NV3007. 1-line serial interface commands and data are written in the same way. The first is that the host processor drives CSX pin to low and Then set the first byte to 02H. Each bit of data is read by NV3007 on the rising edge of the SCL signal, and the data bit of data on the falling edge is set by the host on SDA.

The 1-wire serial interface writes sequence described in the figure as below.




Figure 4-1-3-1-1 Quad SPI write command sequence




Figure 4-1-3-1-2 1-line Quad SPI write data sequence



4-line serial interface commands and data are written in the same way. The first is that the host processor drives CSX pin to low and then set the first byte to 12H or 32H. Each bit of data is read by NV3007 on the rising edge of the SCL signal, and the data bit of data on the falling edge is set by the host on SDA. The 4-line serial interface writes sequence described in the figure as below.




Figure 4-1-3-1-3 4-line Quad SPI write data sequence



4.1.3.2. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from NV3007. For a QSPI read, the host first sends a command that includes a header (03h), address bits, and data bits, and then transmits the following bytes in the opposite direction. The format of the specific sending command is as follows.

QSPI reads support only one wire of read. The specific reading method is that NV3007 stores SDA(input data) lock on the rising edge of SCL(serial clock), and then shifts SDA(output data) to the falling edge of SCL(serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit.




Figure 4-1-3-2 Quad SPI read cycle sequence



4.1.4. Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or multiple parameter command data or frame memory data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.




Figure 4-1-4-1 Data Transfer Break and Recovery

If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.




Figure 4-1-4-2 Data Transfer Break and Recovery



If one, two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.




Figure 4-1-4-3 Write interrupts recovery

If one, two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.





Figure 4-1-4-4 Write interrupts recovery



4.1.5. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then NV3007 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters(if appropriate) or a new command when the chip select pin is next enabled as shown below.





4.1.5.1. Serial Interface Pause (3 line)




Figure 4-1-5-1 Serial Data Transfer Pause

This applies to the following 4 conditions:


- (1).Command-Pause-Command
- (2).Command-Pause-Parameter
- (3).Parameter-Pause-Command
- (4).Parameter-Pause-Parameter

4.1.6. Data Transfer Mode

NV3007 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

4.1.6.1. Data Transfer Method1


The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.





4.1.6.2. Data Transfer Method2

The image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.



Note 1: These methods are applied to all data transfer color modes on serial interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.



4.2. Display Data Writing Format

In SPI interface, different display data format is available for two color depths supported by the LCM listed below.

- -65k colors, RGB 5, 6, 5 -bit input
- -262k colors, RGB 6, 6, 6 -bit input.

4.2.1. Standard SPI 3-line RGB Format

1) . 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bit input).

In Standard SPI 3-line interface, One pixel (3 sub-pixels) display data is sent by 2 byte transfers when dbi[2:0] bits of 3Ah register are set to "101".




Figure 4-2-1-1 Standard SPI 3-line RGB 5-6-5 Format



2) . 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bit input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when dbi[2:0] bits of 3Ah register are set to "110".




Figure 4-2-1-2 Standard SPI 3-line RGB 6-6-6 Format



4.2.2. Standard SPI 4-line RGB Format

1) . 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bit input).

In Standard SPI 4-line interface, One pixel (3 sub-pixels) display data is sent by 2 byte transfers when dbi[2:0] bits of 3Ah register are set to "101".




Figure 4-2-2-1 Standard SPI 4-line RGB 5-6-5 Format



2) . 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bit input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when dbi[2:0] bits of 3Ah register are set to "110".




Figure 4-2-1-2 Standard SPI 4-line RGB 6-6-6 Format



4.2.3. 2-data-line mode RGB Format

2-data-lane mode consists of the chip enable input (CSX), the serial clock input (SCL), the serial data Input/output (SDA(SIO0)) and serial data Input (DCX(SIO1)).

1) . 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bit input).

1 pixel/transition(dbi[2:0]='101')




Figure 4-2-3-1 2-data-lane mode RGB 5-6-5 Format



2) . 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bit input).

1 pixel/transition(dbi[2:0]='110',mdt[1:0]='00')




Figure 4-2-3-2 2-data-lane mode RGB 6-6-6 Format 1 2/3pixel/transition(dbi[2:0]='110',mdt[1:0]='01')




Figure 4-3-3-3 2-data-lane mode RGB 6-6-6 Format 2



4.2.4. Quad SPI 1-line RGB Format

1) . 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bit input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when dbi[2:0] bits of 3Ah register are set to "101".




Figure 4-2-4-1 Ouad SPI 1-line RGB 5-6-5 Format

2). 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when dbi[2:0] bits of 3Ah register are set to "110".




Figure 4-2-4-2 Quad SPI 1-line RGB 6-6-6 Format



4.2.5. Quad SPI 4-line RGB Format

1). 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when dbi[2:0] bits of 3Ah register are set to "101".





Figure 4-2-5-1 Quad SPI 4-line RGB 5-6-5 Format



2). 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when dbi[2:0] bits of 3Ah register are set to "110".






Figure 4-2-5-2 Quad SPI 4-line RGB 6-6-6 Format



5. Function Description

5.1. Display data RAM(DDRAM)

NV3007 has an integrated 168x428x18-bit graphic type static RAM. This 161,784-byte memory allows storing a 168xRGBx428 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.

5.1.1. Configuration




Figure 5-1-1 Configuration diagram



RGB alignment Data control command 1 ••• 167 (MADCTR) MX=0 0 166 (MADCTR) MX=1 G G В G Color Data Page (MADCTR) (MADCTR) MY=0MY=1427 1 426 2 425 3 424 424 2 425

5.1.2. Memory to Display Address Mapping

Figure 5-1-2 Memory to display address mapping diagram

5.2. Address Control

426

1

The address counter sets the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected (RGB 6-6-6-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=167(A7h) and Y=0 to Y=427(1ABh). Addresses outside these ranges are not allowed. Before writing to the RAM, a window must be defined that will be written. The window is programmable via the command registers SC, SP designating the start address and EC, EP designating the end address,

For example:

The window is defined by the following values: SC=0(0h), SP=0(0h) and EC=167(A7h), EP=427(1ABh), Which means the whole display contents will be



written.


In vertical addressing mode (MV=1), the Y-address increments after each bye, after the last Y-address(Y=EP), Y wraps around to SP and X increments to address the next column. In horizontal addressing mode(V=0), the X-address increments after each byte, after the last X-address (X=EC),X wraps around to SC and Y increments to address the next row. After the every last, address (X=EC and Y=EP) the address pointers wrap around to address (X=SC and Y=SP).

For flexibility in handling a wide variety of display architectures, the commands "COLSET,ROWSET and MADCTL", define flags MX and MY, which allows mirroring of the X-address and Y-address.All combinations of flags are allowed.

For each image condition, the controls for the column and row counters apply as below.

Condition	Column Counter	Row counter	
When RAMWR/RAMRD command is accepted	Return to "Start column"	Return to "Start Page"	
Complete Pixel Read/Write action	Increment by 1	No change	
Column value is larger than "End Column"	Return to "Start column"	Increment by 1	
Page value is larger than "End Page"	Return to "Start column"	Return to "Start Page"	







5.3. Display Mode

NV3007 supports three kinds of display mode: one is Normal Display Mode, the other is Partial Display Mode, and Scrolling Display Mode.

5.3.1. Normal display on or partial mode on, vertical scroll off

In this mode, content of the frame memory within an area where column address is 0000h to 00A7h and row address is 0000h to 01ABh is displayed.

To display a dot on leftmost top corner, store the dot data at (column address, row address) = (0,0)

Normal display on mode




Figure 5-3-1-1 Normal display on mode



Partial display on mode

For example: When sr[8:0]=03h, er[8:0]=1A7h, MADCTL ml='0'




Figure 5-3-1-2 Partial display on mode



5.3.2. Vertical scroll display mode

When setting R37h, the scrolling display mode is active, and the vertical scrolling display is specified by TFA, VSA, BFA bits (R33h) and VSP bits (R37h).

For example: When TFA=2, VSA=423, BFA=3, VSP=4, MADCTL ml='0'




Figure 5-3-2 Vertical scroll display mode



5.4. Tearing effect output line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off &On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

5.4.1. Tearing effect line modes

Mode 1: The Tearing Effect Output signal consists of V-Blanking Information only:




Figure 5-4-1-1 Tearing effect line mode 1

Tvdh= The LCD display is not updated from the Frame Memory

Tvdl= The LCD display is updated from the Frame Memory (except Invisible Line – see below)

Mode 2: The Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 428 H-sync pulses per field.



Figure 5-4-1-2 Tearing effect line mode 2

Thdh= The LCD display is not updated from the Frame Memory

Thdl= The LCD display is updated from the Frame Memory (except Invisible Line – see above)



5.4.2. Tearing effect line timing

The Tearing Effect signal is described below.





Figure 5-4-2 Tearing effect line timing

Crombal	Parameter	Spec.			Danasintias
Symbol		Min.	Max.	Unit	Description
Tvdl	Vertical Timing Low Duration	TBD	-	ms	-
Tvdh	Vertical Timing High Duration	1000	-	us	-
Thdl	Horizontal Timing Low Duration	TBD	-	us	-
Thdh	Horizontal Timing High Duration	TBD	500	us	-

Table 5-4-2 AC characteristics of Tearing Effect Signal Idle Mode Off (Frame Rate=60 Hz, Ta=25C)

Note: The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.



5.5. Source driver

Source driver of NV3007 contains 252channels (S1~S252), is used for driving the source line of a-Si TFT LCD Panel. The source driver converts the digital data from GRAM into the analog voltage for 252 channels and generates corresponding gray scale voltage output, which can realize a 262K colors display simultaneously. Since the output circuit of this source driver incorporates an operational amplifier, a positive and a negative voltage can be alternately outputted from each channel.

5.6. GIP driver

GIP driver of NV3007 contains a 24 channels (G1~G24), is used for generate dual-gate control signal on a-Si TFT LCD Panel.



5.7. Scan mode setting

GS: Sets the direction of scan by the gate driver, The scan direction determined by GS = 0 can be reversed by setting GS = 1.

GS	Scan Direction	Gate Output Sequence	
0	Even number	$G1 \longrightarrow G2 \longrightarrow G3 \longrightarrow G4 \longrightarrow \cdots \longrightarrow G854 \longrightarrow G855 \longrightarrow G856$	
1	Even number	$G856 \longrightarrow G855 \longrightarrow G854 \longrightarrow \cdots $ $\cdots \longrightarrow G4 \longrightarrow G3 \longrightarrow G2 \longrightarrow G1$	



5.8. Gamma Correction

NV3007 incorporates the γ -correction function to display 262,144 colors for the LCD panel. The γ -correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make NV3007 available with liquid crystal panels of various characteristics.




Figure 5-8-1 Gray scale Voltage Generation (Positive)






Figure 5-8-2 Gray scale Voltage Generation (Negative)



Applied Voltage to the TFT panel (Dot inversion)




Figure 5-8-3 Relationship between Source Output and VCOM

Gamma Curve




Figure 5-8-4 Gamma curve



5.9. Power Definition

5.9.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.In this mode part of the display is used with maximum 262,144 colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out. In this mode, the full display area is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out.In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the SPI interface and memory works with IOVCC power supply. Contents of the memory are safe.

6. Power Off Mode.

In this mode, both VCI and IOVCC are removed.

Note:

- 1. Transition between modes 1-5 is controllable by MPU commands.
- 2. Mode 6 is entered only when both Power supplies for I/O and analog circuits are removed.




5.9.2. Power On/Off Sequence

IOVCC and VCI can be applied in any order.

VCI and IOVCC can be power down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0msec after RESX has been released.



Tr_{PW-RESX1} is applied to RESX falling in Sleep Out Mode

 $Tr_{\text{PW-RESX2}}$ is applied to RESX falling in Sleep In Mode

Notes:

- 1. There will be no damage to the NV3007 if the power sequences are not met.
- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequence.
- 3. There will be no abnormal visible effects on the display between the end of Power On Sequence and before receiving the Sleep Out command, and also between receiving the Sleep In command and the Power Off Sequence.
- 4. If the RESX line is not steadily held by the host during the Power On Sequence as defined above, then it will be necessary to apply the Hardware Reset (RESX) after the completion of the Host Power On Sequence to ensure correct operations. Otherwise, all the functions are not guaranteed.




5.9.3. Uncontrolled Power Off

The uncontrolled power-off means a situation which removed a battery without the controlled power off sequence. It will neither damage the module or the host interface.

If uncontrolled power-off happened, the TFT panel will not display and there will not any visible effect on the display until "Power On Sequence" powers it up.



5.9.4. Power Flow Chart



Notes:

- 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.
- 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.



5.9.5. LCD power generation circuit

5.9.5.1. Power supply circuit

The power circuit of NV3007 is used to generate supply voltages for LCD panel driving.




Figure 5-9-5-1 Power supply circuit

5.9.5.2. LCD power generation scheme

The boost voltage generated is shown as below.




Figure 5-9-5-2 LCD power generation scheme



5.10. Input/output pin state

5.10.1. Output pins

Output or Bi-directional pins	After Power On	After Hardware Reset
SDA	High-Z (Inactive)	High-Z (Inactive)
TE	Low	Low

Table 5-10-1 Characteristics of output pins



5.10.2. Input pins

Input pins	During Power On Process	After Power On	After Hardware Reset	During Power Off Process
RESX	Input valid	Input valid	Input valid	Input valid
CSX	Input invalid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input invalid
SCL	Input invalid	Input valid	Input valid	Input invalid
SDA	Input invalid	Input valid	Input valid	Input invalid
SDA2	Input invalid	Input valid	Input valid	Input invalid
SDA3	Input invalid	Input valid	Input valid	Input invalid
IM[1:0]	Input invalid	Input valid	Input valid	Input invalid

Table 5-10-2 Characteristics of input pins



6. Command

6.1. Command List

6.1.1. Public Registers Command

Name	ADDR (Hex)	Access	D7	D6	D5	D4	D3	D2	D1	D0	Def (Hex)
NOP	00	W									00
1101	00	**				sys_id	11[7:0]				30
PDDIDIE	0.4	Multi D				-					
RDDIDIF	04	Multi-R				sys_id					07
						sys_id		l aa b		ı	01
			pump _en	sys_m y	sys_m x	sys_m v	sys_m I	sys_b gr			1
RDDST	09	Multi-R			dbi[2:0]		color8 _en	ptl_o n	slpout	norma I_on	/
			scroll _on		inv_on	gs	SS	disp_ en	te_on		1
					telom						1
SLPIN	10	W									1
SLPOUT	11	W									1
PARMON	12	W									1
NORMON	13	W									1
INVOFF	20	W									1
INVON	21	W									1
DISPOFF	28	W									1
DISPON	29	W									1
										sc[8]	00
001.057	0.4	Multi-W				sc[7	7:0]	I		I	00
COLSET	2A	Multi-vv								ec[8]	00
						ec[7	7:0]	I		l	EF
										sp[8]	00
DOWOET	0.0	B. 4. 14: 184				sp[7	7:0]			l	00
ROWSET	2B	Multi-W								ep[8]	00
				<u> </u>	l	ep[7	7:0]	I	l	I	EF
MEMWR	2C	W								cmd_2 c_start	00
MEMRD	2E	R									/
PAREA	30	Multi-W								sr[8]	00



Name	ADDR (Hex)	Access	D7	D6	D5	D4	D3	D2	D1	D0	Def (Hex)
						sr[7	7:0]				00
										er[8]	00
						er[7	7:0]				EF
										tfa[8]	00
				•	•	tfa[7:0]	•	•	•	00
VSDEF	33	Multi-W								vsa[8]	00
VSDLI	33	IVIUILI-VV				vsa[7:0]	ı	ı	l	F0
										bfa[8]	00
				•	•	bfa[7:0]	•	•	•	00
TEOFF	34	W									/
TEON	35	W								telom	00
MADCTRL	36	W	sys_ my	sys_m x	sys_m v	sys_m	sys_b gr	sys_ mh			00
VCCAD	27	N 4 I ±: \ \ \ / \								vsp[8]	00
VSSAD	37	Multi-W		I	I	vsp[7:0]	I	I	I	00
IDLEOFF	38	W									/
IDLEON	39	W									/
PFSET	ЗА	W							dbi[2:0]		06
WRMEMC	3C	W									/
										lfa[8]	00
				•	•	lfa[7	7:0]	•	•	•	00
HSDEF	3D	Multi-W								hsa[8]	00
IIODLI		IVIGILI-VV		•	•	hsa[[7:0]	•	•	•	F0
										rfa[8]	00
						rfa[7:0]				00
HSSAD	3E	Multi-W								hsp[8]	00
HOOAD	J.	IVIGILITY				hsp[[7:0]				00



6.1.2. Private Registers Command

Name	ADDR (Hex)	Access	D7	D6	D5	D4	D3	D2	D1	D0	Def (Hex)
IFCTRL1	40	W				sdo_h iz					00
IFCTRL2	41	W								spi_2d at_en	00
IFCTRL3	42	W				qspi_ bgr			qspi_ dum my	qspi_s byte	00
IFCTRL4	43	W				endia n	epf	[1:0]	md	t[1:0]	04
TECTRL1	44	Multi-W							sts[10:8]		00
TEOTILET		Widiti VV				sts[7	' :0]				00
TECTRL2	45	Multi-R							sts[10:8]		1
						sts[7	' :0]				1
TECTRL3	46	W				te_oe			te_p ol	te_ext end	00
								te_	/_start[10	D:8]	00
TECTRL4	47	Multi-W			L	te_v_sta	art[7:0]	I.			00
TECTRL4	47	iviuiti-vv						te_	v_end[10):8]	00
						te_v_er	nd[7:0]				00
			te_v_end[7:0]					00			
TECTRL5	48	Multi-W				te_h_sta	art[7:0]				00
										te_h_ end[8]	00
						te_h_er	nd[7:0]				00
SCANCTRL	49	W						gs		SS	01
OTPCTRL1	4A	W		otp_p	otm[1:0]	otp_p we	otp_pr d	otp_pp rog	otp_ vpp_ sel	otp_v pp_sr c_sel	00
OTPCTRL2	4B	W				otp_pa	a[7:0]	l			00
OTPCTRL3	4C	W				otp_pdi	n[7:0]				00
OTPCTRL4	4D	Multi-R				otp_rd_dat[7:0]					1
OIFCIRL4	40	iviuiti-rx	uer mouler mouler has uer m					1			
USRMAD	4F	W	usr_m y	usr_m x	usr_mv	usr_m I	usr_bg r	usr_m h			00
ITCTRL1	53	W		inter_vbp[7:0]							0C
ITCTRL2	54	W				int	ter_vfp[6:0]			08



Name	ADDR (Hex)	Access	D7	D6	D5	D4	D3	D2	D1	D0	Def (Hex)
ITCTRL3	55	W				inter_hb	p[7:0]		•		25
ITCTRL4	56	W				inter_hf	fp[7:0]				25
IBIASCTRL	57	W			bias_sd_	adj[1:0]	_	na_adj[1:)]	bias_	adj[1:0]	2A
LVDCTRL	59	W		lvd_re c_byp ass	lvd_rec _goa_s el	lvd_e n		1	lvd_s	sel[1:0]	15
RAMCTRL1	5C	W							mec _rest art	mbist_ disabl e	00
RAMCTRL2	5D	W		td1sel _l	td2sel_l	td3sel _l		td1sel _r	td2s el_r	td3sel _r	00
			mec_r estart	mec_e nable	mbist_d one	mbist _abort	I_mec _pxI1_ hit	I_mec _pxl2_ hit	r_me c_pxl 1_hit	r_mec _pxl2_ hit	1
							l_mec _pxl1_ row[8]	l_mec _pxl2_ row[8]	r_me c_pxl 1_ro w[8]	r_mec _pxl2_ row[8]	1
				I_mec_pxl1_row[7:0] I_mec_pxl1_col[6:0]				1			
RDBIST	5E	Multi-R				I_med	_pxl1_col	[6:0]			1
					I_	mec_pxl2	2_row[7:0]				1
						I_med	_pxl2_col	[6:0]			1
				•	r_	mec_pxl1	c_pxl2_row[7:0] I_mec_pxl2_col[6:0] c_pxl1_row[7:0]				1
						r_med	c_pxl1_col	[6:0]			1
				•	r_	mec_pxl2	2_row[7:0]				1
						r_med	_pxl2_col	[6:0]			1
GAMCTRL1	60	W						vrp0[3:0]		00
GAMCTRL2	61	W				·	vrp1[5:0]			06
GAMCTRL3	62	W					vrp2[5:0]			0c
GAMCTRL4	63	W						vrp4[4:0]			0b
GAMCTRL5	64	W						vrp6[4:0]			0a
GAMCTRL6	65	W		vrp13[3:0]				06			
GAMCTRL7	66	W		vrp20[6:0]				30			
GAMCTRL8	67	W		vrp27[2:0] vrp36[2:0]]	43		
GAMCTRL9	68	W		vrp43[6:0]					44		
GAMCTRL10	69	W		vrp50[3:0]					08		
GAMCTRL11	6A	W		vrp57[4:0]						12	
GAMCTRL12	6B	W					,	/rp59[4:0]			14
GAMCTRL13	6C	W					vrp61	[5:0]			29



Name		ADDR									D-f	
GAMCTRL15 SE	Name		Access	D7	D6	D5	D4	D3	D2	D1	D0	(Hex)
GAMCTRL16 6F W ViOp63[1:0] ViTp63[1:0] OO	GAMCTRL14	6D	W					vrp62[[5:0]			31
GAMCTRL17 70 W	GAMCTRL15	6E	W						vrp63	[3:0]		Of
GAMCTRL18	GAMCTRL16	6F	W			vj0p63	3[1:0]			vj1p6	63[1:0]	00
GAMCTRL19 72	GAMCTRL17	70	W						vrn0[3:0]		00
GAMCTRL20	GAMCTRL18	71	W				l	vrn1[5:0]			06
GAMCTRL21	GAMCTRL19	72	W					vrn2[5:0]			0c
GAMCTRL22	GAMCTRL20	73	W						vrn4[4:0]			0a
GAMCTRL24	GAMCTRL21	74	W						vrn6[4:0]			09
GAMCTRL24	GAMCTRL22	75	W						vrn13	[3:0]		07
GAMCTRL25 78 W Vm43[6:0] 44 GAMCTRL26 79 W Vm57[4:0] 13 GAMCTRL27 7A W Vm57[4:0] 13 GAMCTRL28 7B W Vm61[5:0] 29 GAMCTRL29 7C W Vm62[5:0] 31 GAMCTRL30 7D W Vm62[5:0] 31 GAMCTRL31 7E W Vj0n63[1:0] Vm62[5:0] 31 GAMCTRL32 7F W Vj0n63[1:0] Vm62[5:0] 30 RGLRCTRL1 80 Multi-W gma_bias_adj[3:0]	GAMCTRL23	76	W			I	\	/rn20[6:0]				30
GAMCTRL26 79 W V Vrn50[3:0] 08 GAMCTRL27 7A W Vrn57[4:0] 13 GAMCTRL28 7B W Vrn59[4:0] 13 GAMCTRL29 7C W Vrn62[5:0] 29 GAMCTRL30 7D W Vrn62[5:0] 31 GAMCTRL31 7E W Vj0n63[1:0] Vrn63[3:0] 0f GAMCTRL32 7F W Vj0n63[1:0] Vrn63[3:0] 0f GAMCTRL32 7F W Vj0n63[1:0] Vrn63[3:0] 00 RGLRCTRL1 80 Multi-W gma_bias_adj[3:0] dvdd_adj[2:0] a0 RGLRCTRL2 81 W bgr_adj[3:0] Vref_adj[3:0] 00 VDDSCTRL 82 W V Vgvd_reg[7:0] 56 GLDOCTRL1 83 W gvd_reg[7:0] 56 GLDOCTRL2 84 W gvd_reg[7:0] 56 GLDOCTRL3 85 W gvs_reg[6:0] 3F ESDCTRL3 8C R esd_da_statu	GAMCTRL24	77	W			vrn27[2:0]			V	rn36[2:0]	34
GAMCTRL27	GAMCTRL25	78	W				١	/rn43[6:0]	l			44
GAMCTRL28 7B W Vrn69[4:0] 13	GAMCTRL26	79	W						vrn50	[3:0]		08
GAMCTRL29 7C W vrn61[5:0] 29 GAMCTRL30 7D W vrn62[5:0] 31 GAMCTRL31 7E W vj0n63[1:0] vrn63[3:0] 0 GAMCTRL32 7F W vj0n63[1:0] vj1n63[1:0] 00 RGLRCTRL1 80 Multi-W gma_bias_adi[3:0] dvdd_adi[2:0] a0 RGLRCTRL2 81 W bgr_adi[3:0] vref_adi[3:0] 00 VDDSCTRL 82 W gvcl_reg[7:0] 56 GLDOCTRL1 83 W gvdd_reg[7:0] d0 GLDOCTRL2 84 W gvsp_reg[6:0] 3F ESDCTRL3 85 W esd_r esd_loa esd_r esd_fo esd_fo force orce_clk force_clk force_clk force_clk force_clk force_clk force_clk force_clk force_clk force_clk	GAMCTRL27	7A	W					\	/rn57[4:0]			13
GAMCTRL30 7D W Vrn62[5:0] 31	GAMCTRL28	7B	W					١	/rn59[4:0]			13
GAMCTRL31 7E	GAMCTRL29	7C	W				I	vrn61	[5:0]			29
GAMCTRL32 7F W vj0n63[1:0] vj1n63[1:0] 00 RGLRCTRL1 80 Multi-W gma_bias_adj[3:0] dvdd_adj[2:0] a0 RGLRCTRL2 81 W bgr_adj[3:0] vref_adj[3:0] 00 VDDSCTRL 82 W gvcl_reg[7:0] 56 GLDOCTRL1 83 W gvd_reg[7:0] d0 GLDOCTRL2 84 W gvsp_reg[6:0] 3F ESDCTRL3 85 W gvsp_reg[6:0] 3F ESDCTRL2 8B W esd_e d_statu eload rce_an cload cl	GAMCTRL30	7D	W					vrn62	rn57[4:0] rn59[4:0] 5:0] 5:0] vrn63[3:0] vj1n63[1:0] dvdd_adj[2:0]			31
RGLRCTRL1 80 Multi-W gma_bias_adj[3:0] dvdd_adj[2:0] a0 RGLRCTRL2 81 W bgr_adj[3:0] vref_adj[3:0] 00 VDDSCTRL 82 W gvcl_reg[7:0] 00 GLDOCTRL1 83 W gvd_reg[7:0] 56 GLDOCTRL2 84 W gvsp_reg[6:0] 3F ESDCTRL3 85 W esd_load d_statu eload rce_an rce_clk slog_1 esd_f force orce_lat dc_1 esd_f force orce_lat dc_1 lf ESDCTRL3 8C R esd_det[3:0] esd_o cured esd_o cured orce_lat dc_1	GAMCTRL31	7E	W						5:0] 5:0] vrn63[3:0]			Of
RGLRCTRL1 80 Multi-W gma_bias_adj[3:0] dvdd_adj[2:0] a0 RGLRCTRL2 81 W bgr_adj[3:0] vref_adj[3:0] 00 VDDSCTRL 82 W gvcl_reg[7:0] 00 GLDOCTRL1 83 W gvcl_reg[7:0] 56 GLDOCTRL2 84 W gvsp_reg[6:0] 3F ESDCTRL3 85 W esd_r esd_loa esd_r eload rce_an rce_an rce_clk m sotp alog_1 esd_f force orce_cs_1 dc_1 1f ESDCTRL3 8C R esd_det[3:0] esd_o ccured esd_o ccured 00 RDOTPLD 8E R R por lvd 00	GAMCTRL32	7F	W			vj0n63	3[1:0]			vj1n6	63[1:0]	00
gma_bias_adj[3:0] dvdd_adj[2:0] a0 RGLRCTRL2	DCI DCTDI 1	90	Multi \A/									00
VDDSCTRL 82 W gvcl_reg[7:0] 00 GLDOCTRL1 83 W gvcl_reg[7:0] 56 GLDOCTRL2 84 W gvdd_reg[7:0] d0 GLDOCTRL3 85 W gvsp_reg[6:0] 3F ESDCTRL2 8B W esd_e d_r d_statu eload rce_an alog_1 rce_clk rce_clk rce_clk rce_clk rce_an alog_1 rce_clk rce	RGLRCTRLT	00	IVIUILI-VV		gma_bia	s_adj[3:0]			dv	dd_adj[2	:0]	a0
GLDOCTRL1 83 W gvcl_reg[7:0] 56 GLDOCTRL2 84 W gvdd_reg[7:0] d0 GLDOCTRL3 85 W gvsp_reg[6:0] 3F ESDCTRL2 8B W esd_e nable esd_loa d_statu eload rce_an statu eload rce_an alog_1 rce_clk force cs_clk dc_1 esd_f orce_clk dc_1 1f ESDCTRL3 8C R esd_det[3:0] esd_o ccured ccured 00 GLDOCTRL4 8D W vcom_ofc_reg[6:0] 00	RGLRCTRL2	81	W		bgr_a	adj[3:0]			vref_ac	dj[3:0]		00
GLDOCTRL2 84 W gvdd_reg[7:0] d0 GLDOCTRL3 85 W gvsp_reg[6:0] 3F ESDCTRL2 8B W esd_e d_sra d_statu m s d_stat	VDDSCTRL	82	W						vdo	ds_trim[2	2:0]	00
GLDOCTRL3 85 W gvsp_reg[6:0] 3F ESDCTRL2 8B W esd_e nable esd_r d_statu nable esd_r rce_an nable	GLDOCTRL1	83	W		1		gvcl_re	g[7:0]				56
ESDCTRL2 8B W esd_e nable esd_r d_sra d_statu n m esd_r d_statu n s esd_f orce_an rce_clk nable esd_f orce_clk nable esd_f orce_clk nable esd_o nable	GLDOCTRL2	84	W				gvdd_re	eg[7:0]				d0
ESDCTRL2 8B W esd_e nable esd_r d_statu esd_loa d_statu esd_fo rce_an rce_clk esd_fo rce_an rce_clk rce_an rce_clk rce_clk dc_1 1f ESDCTRL3 8C R esd_det[3:0] esd_o ccured esd_o ccured ccured 00 GLDOCTRL4 8D W vcom_ofc_reg[6:0] 00 RDOTPLD 8E R por lyd otp_lo /	GLDOCTRL3	85	W				gv	sp_reg[6:0]			3F
ESDCTRL3	ESDCTRL2	8B	W	_	d_sra	d_statu	eload	rce_an	rce_clk	force _cs_	orce_	1f
GLDOCTRL4 8D W vcom_ofc_reg[6:0] 00 RDOTPLD 8E R por lvd otp_lo /	ESDCTRL3	8C	R		esd_c	det[3:0]	•					
RDOTPLD 8E R por lvd otp_lo /	GLDOCTEL 4	βD	\\/				V/20~	ofc roal				00
RDOTPLD 8E R por lvd ^ /							VCOII	i_oic_regit	J.U]		otp lo	00
	RDOTPLD	8E	R						por	lvd	ading	/
PWRCTRL1 8F Multi-W vgh_clk_sel[2:0] vgl_clk_sel[2:0] 22	DWDCTDI 1	oc	N./L.:						22			
PVRCTRL1 8F Multi-vV mv_clk_sel[2:0] 04	FWRUIKLI	OF.	iviaiti-vv	i-W						04		



Name	ADDR (Hex)	Access	D7	D6	D5	D4	D3	D2	D1	D0	Def (Hex)		
PWRCTRL2	90	Multi-W	ddvdh _drain _row_ on[8]	ddvdh _drain _row_ off[8]				drain_frm [1:0]		_drain_fr off[1:0]	45		
					ddvo	Ldh_drain_	row_on[7:	0]			C8		
					ddvo	dh_drain_	row_off[7:	0]			2C		
PWRCTRL3	91	Multi-W	ddvdh _en_ro w_on[8]	ddvdh _en_r ow_off [8]				en_frm_o 1:0]		_en_frm f[1:0]	81		
				•	dd	vdh_en_r	ow_on[7:0]	•		2C		
					dd	vdh_en_r	ow_off[7:0]			C8		
PWRCTRL4	92	Multi-W	ddvdl_ en_ro w_on[8]	ddvdl_ en_ro w_off[8]				n_frm_on :0]		_en_frm_ [1:0]	81		
				_	dd	vdl_en_rd	u ow_on[7:0]				2C		
					dd	vdl_en_rd	ow_off[7:0]				C8		
PWRCTRL5	93	Multi-W	mv_di sch_ro w_on[8]	mv_di sch_ro w_off[8]			mv_disch_frm_o n[1:0]					sch_frm f[1:0]	81
					mv		 ow_on[7:0]]		2D			
					mv	disch_r	ow_off[7:0]]			C7		
PWRCTRL6	94	Multi-W	vgh_e n_row _on[8]	vgh_e n_row _off[8]				_frm_on[:0]		n_frm_of 1:0]	44		
· www.		Width VV		I	Vį	gh_en_ro	w_on[7:0]				00		
					V(gh_en_ro	w_off[7:0]				2C		
PWRCTRL7	95	Multi-W	vgh_di sch_ro w_on[8]	vgh_di sch_ro w_off[8]			_	ch_frm_o 1:0]		isch_frm f[1:0]	44		
			vgh_disch_row_on[7:0]							01			
			vgh_disch_row_off[7:0]						8F				
PWRCTRL8	96	Multi-W	vgh_dr ain_ro w_on[8]	vgh_d rain_r ow_off [8]		vgh_drain_frm_o vgh_drain_frm n[1:0]off[1:0]					CO		
			vgh_drain_row_on[7:0]						2b				
			vgh_drain_row_off[7:0]					90					
PWRCTRL9	97	Multi-W	vgl_en _row_	vgl_en _row_			_	rm_on[1:)]		_frm_off 1:0]	81		



Name	ADDR (Hex)	Access	D7	D6	D5	D4	D3	D2	D1	D0	Def (Hex)
			on[8]	off[8]							
					V	gl_en_rov	w_on[7:0]		•		90
					V	gl_en_rov	w_off[7:0]				00
PWRCTRL10	98	Multi-W	vgl_dis ch_ro w_on[8]	vgl_di sch_ro w_off[8]			vgl_disc	h_frm_o I:0]	_	sch_frm f[1:0]	81
					vg	l_disch_re	ow_on[7:0]		ı		91
					vg	l_disch_r	ow_off[7:0]				63
PWRCTRL11	99	Multi-W	vgl_dr ain_ro w_on[8]	vgl_dr ain_ro w_off[8]			_	n_frm_on :0]		ain_frm_ [1:0]	81
					vg	l_drain_rd	ow_on[7:0]				F4
					vg	l_drain_rd	ow_off[7:0]				64
PWRCTRL12	9A	W			ddvdh_b	otvs[1:0]	ddvdh _btvs_ en				28
PWRCTRL13	9B	W			ddvdl_b	tvs[1:0]	ddvdl_ btvs_e n			18	
PWRCTRL14	9C	W	vgh_n oreg		vgh_bt	h[1:0]					A0
PWRCTRL15	9D	W						vg	h_set[2:	0]	03
PWRCTRL16	9E	W	vgl_btr s	vgl_no reg				Vį	gl_set[2:0	0]	C2
			gam_r ef_byp ass		vdds_e n_bypa ss	vref_e n_byp ass	vgl_dr ain_by pass	vgl_dis ch_by pass	gam _en_ bypa ss	pump _ctrl_ en	00
PWRCTRL17	9F	Multi-W	vgl_en _bypa ss	vgh_d rain_b ypass	vgh_dis ch_byp ass	vgh_e n_byp ass	mv_dis ch_by pass	ddvdl_ en_by pass	ddvd h_en _byp ass	ddvdh _drain _bypa ss	00
			sd_n_ en_by pass							sd_en _bypa ss	04
					1	goa	a_slpin_se	[2:0]	map_	sel[1:0]	28
			goa_v	ds_slpin_	sel[2:0]		gcl_slpin_s	sel[2:0]	level_	sel[1:0]	24
GOACTRL	A0	Multi-W			exit_d isp_hi z_ena ble exit_disp_hiz_num[3:0]				00		
VSTCTRL1	A1	W			g	goa_vst1_	shift[7:0]				8A



Name	ADDR (Hex)	Access	D7	D6	D5	D4	D3	D2	D1	D0	Def (Hex)
VSTCTRL2	A2	W		•	Ç	goa_vst2_	shift[7:0]		•	•	89
VSTCTRL3	A3	W			Q	goa_vst3_	shift[7:0]				88
VSTCTRL4	A4	W			Q	goa_vst4_	shift[7:0]				87
VSTCTRL5	A5	W			VS	st_gnd1_p	eriod[7:0]				0A
VSTCTRL6	A6	W			VS	st_gnd2_p	eriod[7:0]				0A
VSTCTRL7	A7	W			\	/st_vci_pe	eriod[7:0]				0A
VSTCTRL8	A8	W	goa_v st_tch op[8]	goa_v st_tglu e[8]	vst_nove	rlap[1:0]		goa_vst_v	vidth[3:0]		04
VSTCTRL9	A9	W			Q	goa_vst_td	chop[7:0]			2B	
VSTCTRL10	AA	W			(goa_vst_t	glue[7:0]			00	
VENDCTRL1	AB	Multi-W						goa_ver	d1_shift :8]	_start[10	00
					goa_	vend1_sl	hift_start[7	:0]			04
VENDCTRL2	AC	Multi-W						goa_ver	nd1_shift 8]	_end[10:	02
					goa	_vend1_s	hift_end[7:	0]		7C	
VENDCTRL3	AD	Multi-W						goa_ven	_start[10	00	
					goa_	vend2_sl	hift_start[7	:0]	:8] goa_vend1_shift_end[10 8] goa_vend2_shift_start[10 :8] goa_vend2_shift_end[10 8]		
VENDCTRL4	AE	Multi-W						goa_ver		_end[10:	02
					goa	_vend2_s	hift_end[7:	:0]	goa_vend1_shift_end[10 8] goa_vend2_shift_start[10 :8] goa_vend2_shift_end[10 8] goa_vend2_shift_end[10 8] goate_hiz_period[3:0] period[5:0] eclk_noverlap[1:0] goa_v		
							all.	_gate_hiz_	_period[3	:0]	03
VENDCTRL5	AF	Multi-W						04			
					all_	_gate_vci_	_period[7:0)]			0A
					ec	lk_gnd1_	period[7:0]				0A
					ec	lk_gnd2_	period[7:0]				0A
VENDCTRL6	В0	Multi-W			е	clk_vci_p	eriod[7:0]				0A
											00
VENDCTRL9	В3	W			vei	nd_gnd1_	period[7:0]			0A
VENDCTRL10	B4	W			vei	nd_gnd2_	period[7:0]		0A	
VENDCTRL11	B5	W			Ve	end_vci_p	eriod[7:0]				0A
VENDCTRL12	B6	Multi-W	goa_v end_tc hop[8]	goa_v end_t glue[8]	vend_nov		goa_v end1_ glass_ sel	goa_v end2_ glass_ sel	rst_s hift2	bw_fw _sel	06
			vds_noverlap[3:0]			eck_noverlap[3:0]				00	
VENDCTRL13	B7	W			go	oa_vend_	tchop[7:0]	riod[7:0] iod[7:0] eclk_noverlag			



Name	ADDR (Hex)	Access	D7								
VENDCTRL14	В8	W			g	oa_vend_	tglue[7:0]		•	•	44
CLKCTRL1	В9	W			Q	joa_clk1_	shift[7:0]				82
CLKCTRL2	BA	W			Q	joa_clk2_	shift[7:0]				81
CLKCTRL3	BB	W			g	oa_clk3_	shift[7:0]				80
CLKCTRL4	ВС	W			(joa_clk4_	shift[7:0]				01
CLKCTRL5	BD	W			g	oa_clk5_	shift[7:0]				86
CLKCTRL6	BE	W			g	oa_clk6_	shift[7:0]				85
CLKCTRL7	BF	W			g	joa_clk7_	shift[7:0]				84
CLKCTRL8	C0	W			Ç	joa_clk8_	shift[7:0]				83
CLKCTRL9	C1	W			cl	k_gnd1_p	eriod[7:0]				0A
CLKCTRL10	C2	W			cl	k_gnd2_p	eriod[7:0]				0A
CLKCTRL11	C3	W			(:lk_vci_pe	eriod[7:0]				0A
CLKCTRL12	C4	W	goa_cl k_tcho p[8]	goa_cl k_tglu e[8]	clk_nove	rlap[1:0]	,	goa_clk_v	vidth[3:0]		03
CLKCTRL13	C5	W		goa_clk_tchop[7:0]							2B
CLKCTRL14	C6	W	goa_clk_tglue[7:0]							00	
CLKCTRL15	C7	W	duty_block[3:0]							00	
CLKCTRL16	C8	Multi-W		goa_c	clk1_switch	[10:8]		goa_cl	k2_switc	:h[10:8]	22
CERCTRETO	Co	Widiti-vv		goa_c	clk3_switch	[10:8]		goa_cl	k4_switc	:h[10:8]	22
CLKCTRL17	C9	W			go	oa_clk1_s	witch[7:0]				73
CLKCTRL18	CA	W			go	oa_clk2_s	witch[7:0]				74
CLKCTRL19	СВ	W			go	oa_clk3_s	witch[7:0]				75
CLKCTRL20	CC	W			go	oa_clk4_s	witch[7:0]				76
CLKCTRL21	CD	Multi-W		goa_c	clk5_switch	[10:8]		goa_cl	k6_switc	:h[10:8]	22
OLIKOTIKLET	OB	Widiti-VV		goa_c	clk7_switch	[10:8]		goa_cl	k8_switc	:h[10:8]	22
CLKCTRL22	CE	W			go	oa_clk5_s	witch[7:0]				6F
CLKCTRL23	CF	W			go	oa_clk6_s	witch[7:0]				70
CLKCTRL24	D0	W			go	oa_clk7_s	witch[7:0]				71
CLKCTRL25	D1	W			go	oa_clk8_s	witch[7:0]		72		
RSTCTRL1	D2	W	goa_rst_shift1[7:0]						8E		
RSTCTRL2	D3	Multi-W						goa_ı	rst_shift2	[10:8]	02
					(goa_rst_sl	hift2[7:0]				75
RSTCTRL3	D4	W			rs	t_gnd1_p	eriod[7:0]				0A
RSTCTRL4	D5	W			rs	t_gnd2_p	eriod[7:0]				0A
RSTCTRL5	D6	W			1	st_vci_pe	riod[7:0]				0A



Name	ADDR (Hex)	Access	D7	D6	D5	D4	D3	D2	D1	D0	Def (Hex)
DOTOTDI O	D.7	W			rst_nove	rlap[1:0]	(goa_rst_w	idth1[3:0]]	04
RSTCTRL6	D7	W			g	oa_rst_w	idth2[7:0]				03
RSTCTRL7	D8	W							goa_ rst_t chop 1[8]	goa_r st_tch op2[8]	00
		W		ı	g	oa_rst_tc	hop1[7:0]		•	ı	56
		W			g	oa_rst_tc	hop2[7:0]				00
RSTCTRL8	D9	W							goa_ rst_t glue 1[8]	goa_r st_tglu e2[8]	00
		W		l	g	joa_rst_tg	lue1[7:0]	ľ	•	l	2B
		W			g	joa_rst_tg	lue2[7:0]				7F
RDID1	DA	R				sys_id	1[7:0]				30
RDID2	DB	R				sys_id2	2[7:0]				07
RDID3	DC	R				sys_id	3[7:0]				01
WRID1	DD	W				sys_id	1[7:0]				30
WRID2	DE	W				sys_id2	2[7:0]				07
WRID3	DF	W				sys_id:	3[7:0]				01
SOUCTRL1	E0	W	ld_star t[8]	ld_end [8]	srcpop _en_st art[8]	srcpo p_en_ end[8]	srcnop _en_st art[8]	srcnop _en_e nd[8]	fr_pr ec_st art[8]	fr_pre c_end [8]	00
00110771.0						ld_star	t[7:0]				03
SOUCTRL2	E1	Multi-W						sd_bias_	adj[3:0]		0A
SOUCTRL3	E2	W				ld_enc	l[7:0]				04
SOUCTRL4	E3	W			Si	rcpop_en_	_start[7:0]				01
SOUCTRL5	E4	W			S	rcpop_en	_end[7:0]				14
SOUCTRL6	E5	W			SI	rcnop_en_	_start[7:0]				01
SOUCTRL7	E6	W			S	rcnop_en	_end[7:0]				19
SOUCTRL8	E7	W				fr_prec_s	tart[7:0]				16
SOUCTRL9	E8	W				fr_prec_e	end[7:0]				29
SOUCTRL10	E9	W	pol_ctr	pol_ini t	ofc_ctrl	ofc_in	odd_e ven_ct rl	fr_sd_ en_sta rt[8]	fr_sd _en_ end[8]	pol_ct rl2	20
SOUCTRL11	EA	W		•	f	r_sd_en_	start[7:0]	•	•	•	2B
SOUCTRL12	EB	W			1	fr_sd_en_	end[7:0]				C1
SOUCTRL13	EC	W	pol_sw itch[8]	be_pr ec_sta	be_pre c_end[cho	opper_sel[2:0]	be_s d_en	be_sd _en_e	00



Name	ADDR (Hex)	Access	D7	D6	D5	D4	D3	D2	D1	D0	Def (Hex)
				rt[8]	8]				_star	nd[8]	
COLICEDI 14		10/				20 2500	oto#[7:0]		t[8]		07
SOUCTRL14	ED	W				be_prec_s					07
SOUCTRL15	EE	W				be_prec_					1B
SOUCTRL16	EF	W					_start[7:0]				1D
SOUCTRL17	F0	W			b	e_sd_en_					C1
SOUCTRL18	F1	W		T	T	pol_swit	ch[7:0]	T	T	T	14
				sd_n_ en_op tion	source _prech arge_di sable		ofc_ph ase_sy c	usr_re v	norm al_bl ack	pts	68
SOUCTRL19	F2	Multi-W			fr_	_sd_n_en	_start[7:0]				1B
COCOTRETO	12	Widiti VV			be	_sd_n_er	n_start[7:0]				0B
			fr_sd_ n_en_ start[8]	be_sd _n_en _start[8]		ŗ	orecharge_	.gray[5:0]			20
CPTEST1	F4	W								clear_ cmd	00
						•	clear_da	t_r[5:0]	•	l	00
CPTEST2	F5	Multi-W					clear_dat	:_g[5:0]			00
							clear_dat	_b[5:0]			00
FSMCTRL	F9	W			clear_2 frame_ disable	1		poff_x on_dis able	disp_ blk_l vd_e n	wait_d isp_di sable	12
PADCTRL	FB	W	atest_ en	osc_te st_oe							00
RDSTATE	FC	R						cu	r_state[2	:0]	1
RD_PWR_ST	FD	Multi-R					gam_e n	vref_e n	vdds _en	gam_r ef_en	1
ATUS	10	IVIUILITY					vgl_en	vgh_e n	ddvdl _en	ddvdh _en	1



6.2. Description of Public Registers Command

6.2.1. No operation(00h)

Command	l Set					NOP				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No Par	ameter				00h
Description	This com	mand is a	n empty c	ommand.						
Restriction	-									

6.2.2. Read display ID(04h)

Command	l Set	RDDIDIF								
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	3.6.1.1			•	sys_id	11[7:0]	•	•	•	30h
2 nd Parameter	Multi- R				sys_id	12[7:0]				07h
3 rd Parameter					sys_id	[3[7:0]				01h
Description	(with Us	•	ement) and							y supplier naterial or
Restriction	-									



6.2.3. Read display status (09h)

Command	l Set					RDDST				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter		pump _en	sys_m y	sys_m x	sys_m v	sys_m 1	sys_b gr			/
2 nd Parameter	Multi-			dbi[2:0]		color8 _en	ptl_on	slpout	norma l_on	/
3 rd Parameter	R	scroll_ on		inv_o	gs	SS	disp_e n	te_on		/
4 th Parameter				telom						/
Description	"0"= Top "1"= Bot sys_mx: "0"= Lef "1"= Rig sys_mv: "0"= Nor "1"= Rev sys_ml: I "0"= LCl "1"= LCl sys_bgr: "0"= RG dbi[2:0]: "101"= : color8_er "0"= Idle ptl_on: P "0"= Par slpout: Si "0"= Slee	Page Address to Botton tom to To Column A t to Right th to Left Page/Column Temal Mode Terse Mode T	m (When reduced to the control of th	memory data der. emory data emory data memory da nemory da nemory da ottom (What o Top (What ata access ata access ata access of format data format data	a access contant acce	control D control D6 control D5 control D5 ry data acc ry data acc ry data acc ry data acc ry data acc	7 = '1'); = '0'); = '0'); = '1'); 5 = '0') cess control		•	



$NV3007\text{-}168RGB\ x428\ dot,\ 262k\text{-}colorTFT\ LCD\ Single\text{-}Chip\ Driver$

	normal_on: Display Normal Mode On/Off
	"0"= Display Normal Mode Off
	"1"= Display Normal Mode On
	scroll_on: Vertical Scrolling Status
	"0"= Vertical Scrolling is Off
	"1"= Display Normal Mode On
	inv_on: Inversion Status
	"0"= Inversion is Off
	"1"= Inversion is On
	gs: Gate scan direction
	"0"= Gate scan direction is 1→856
	"1"= Gate scan direction is 856→1
	ss: selects the shift direction of outputs of the source driver
	"0"= Source output S252→S1
	"1"= Source output S1→S252
	disp_en: Display On/Off
	"0"= Display is Off
	"1"= Display is On
	te_on: Tearing Effect Line On/Off
	"0"= Tearing Effect Line Off
	"1"= Tearing Effect Line On
	telom: Tearing Effect Output Line Mode
	"0"= Mode 1, V-Blanking only
	"1"= Mode 2, both H-Blanking and V-blanking
Restriction	-



6.2.4. Sleep In(10h)

Command	d Set					SLPIN				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No Pa	rameter				/
Description	In this m	nmand cau node e.g. th ed. rface and r	e DC/DC	converter	is stopped	, Internal o	oscillatori	s stopped,	and pane	
Restriction	left by the It will be voltages It will be	nmand has ne Sleep O e necessary and clock e necessary leep In con	ut Comma to wait 5r circuits to to wait 1	nnd (11h). msec before stabilize. 20 msec a	e sending	next com	nand; this	is to allow	time for t	the supply
	 			Sta	tus			Avai	lability	
		No	ormal Mo	de on,Idle	Mode Of	f,Sleep Ou	ıt		l'es	
Register		No	ormal Moo	de on, Idle	Mode Of	f,Sleep Ou	ıt	<u>, </u>	Yes	
Availability		Pa	artial Mod	e on, Idle	Mode Off	Sleep Ou	t	7	Yes	
		Pa	artial Mod	e on, Idle	Mode Off	Sleep Ou	t	Ŋ	Yes	
				Slee	p In			,	l'es	
Default			Status	s _		Defa	ault Valu	e(D7 to D	0)	
Default		Po	wer On Se	equence			SLP	IN		
			HW Res	set			SLP	IN		



6.2.5. Sleep Out(11h)

Command	d Set					SLPOUT	Γ			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No Par	rameter				/
Description		nmand turr node e.g. th		•	is enabled	d. Internal	oscillator	is started,	and pane	scanning
Restriction	be left by It will be circuits t It will be before se	nmand has y the Sleep e necessary so stabilize e necessary ending an s alay module	o in Comm to wait 50 y to wait sleep in co	mand (10h) msec before 120msec ommand.	re sending	next com	mand; this	s is to allo	w time for	the clock
				Sta	tus			Avai	lability	
		No	ormal Mo	de on,Idle	Mode Of	f,Sleep Ou	t	7	Yes	
Register Availability		No	ormal Mod	de on, Idle	Mode Of	f,Sleep Ou	ıt	7	Yes	
Availability		Pa	artial Mod	e on, Idle	Mode Off	,Sleep Ou	t	,	Yes	
		Pa	artial Mod	e on, Idle	Mode Off	,Sleep Ou	t	Ŋ	Yes	
				Slee	p In			7	l'es	
Default			Status	s		Defa	ault Valu	e(D7 to D	0)	
Bollunt		Pov	wer On Se				SLP			



6.2.6. Partial mode on(12h)

Command	d Set					PARMO	N			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No Pai	rameter				/
Description	(30h). To leave	nmand turn Partial mo	ode, the N	ormal Dis	play On co	ommand (13h) shou	ld be writt	en.	
Restriction	This cor	nmand has	no effect	during Pa	rtial mode	is active.				
Register Availability		No Pa	ormal Mod	de on, Idle	Mode Of Mode Off Mode Off	f,Sleep Ou f,Sleep Ou f,Sleep Ou f,Sleep Ou	it t	7	lability Yes Yes Yes Yes Yes	
Default		Po	Status wer On Se HW Res	equence		N	ault Value Normal Dis		0)	



6.2.7. Normal display mode on(13h)

Command	d Set					NORMO	N			
Command	Write/ Read	D7								
Parameter	Write		No Parameter							/
Description	off.			1 7	ormal mo			mode on 1	means Par	tial mode
Restriction	-									

6.2.8. Display inversion off(20h)

Command	l Set					INVOFF	,			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No Par	ameter				/
Description		nt of fram		. This con	nmand do					change of
Restriction	-									



6.2.9. Display inversion on(21h)

Command	l Set					INVON				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No Par	ameter				/
Description	This comframe me	nmand ma emory to the nmand doe Display inv	kes no cha he display esn't chang	ange of th . ge any oth ode, the Di	splay inve	of frame i	memory. I		nould be w	
Restriction	-									



6.2.10. Display off(28h)

Command	d Set					DISPOF	F			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No Par	ameter				/
Description	Memory This com other stat	is disabled mand mal	used to end and blankes no cha	k page ins	serted. Itents of fractions on the d	ame memo	ory. This c			
Restriction	-									

6.2.11. Display on(29h)

Command	l Set					DISPON				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No Par	ameter				/
Description	enabled.	mand mak	Me		tents of fra		ory. This c			
Restriction	-									



6.2.12. Column address set(2Ah)

Command 1st Parameter 2nd Parameter 3rd Parameter 4th Parameter Th	Multi- W his comman	nge on	the other		ec[′	nemory w				
2 nd Parameter 3 rd Parameter 4 th Parameter Th	W his comman	nge on	the other		ec[′	7:0]			ec[8]	00h 00h EFh
3 rd Parameter 4 th Parameter Th	W his comman	nge on	the other		ec[′	7:0]			ess. This	00h EFh command
4 th Parameter Th	his comman	nge on	the other		of frame 1	nemory w			ess. This	EFh command
Th	nakes no cha	nge on	the other		of frame 1	nemory w				command
ma	nakes no cha	nge on	the other			•				
Description		initial (comes. I	SC[8:	-		[8:0]	n the Fran	ne Memor	y.



6.2.13. Row address set(2Bh)

Command	l Set					ROWSE	Г			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter									sp[8]	00h
2 nd Parameter	Multi-		l	l	sp[´	7:0]		1	l	00h
3 rd Parameter	W								ep[8]	00h
4 th Parameter					ep[′	7:0]			ļ.	EFh
Description		_		Each value						rred when
Restriction	-									



6.2.14. Memory write(2Ch)

Command	l Set					MEMW	R			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No pai	rameter				/
Description	change to register a are differ	o the other re reset to rent in accolumn re	driver start the Start	ntus. When Column/S with MAI	n this come Start page OCTL sett	mand is ac positions. ing.) Then	ccepted, th . (The Stan n 18-bit d	ne column rt Column ata is stor	register and /Start Page ed in fran	makes no and the page se positions are memory and can stop
Restriction	-									

6.2.15. Memory read(2Eh)

Command	l Set					MEMRI)			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Read				N	lo Parame	ter			
Description	When thi	s comman Start page	d is accep	oted, the co	olumn reg	e memory ister and the	he page re	gister are	reset to th	e Start
Restriction	-									



6.2.16. Partial area(30h)

Command	l Set					PAREA				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter		ļ.		ļ.					sr[8]	00h
2 nd Parameter	Multi-				sr[]	7:0]		•	•	00h
3 rd Parameter	W								er[8]	00h
4 th Parameter					er[´	7:0]		l .	<u> </u>	EFh
Description	There are (sr[8:0]) sr[8:0] ar If End Ro	sr Start r ow > Start Start r sr[End row er[ters associated the refer to the Row, whow [8:0] Row, whow [8:0] Row, whow [8:0]	en MADC	this commer[8:0]), a demory root TL ml='1 on-display on-display on-display	area area area	ed in the ficounter.	Partial di	ow.	a
		Start row	†				} 1	Partial dis	play area	
Restriction	-									



6.2.17. Vertical scrolling definition(33h)

Command	l Set					VSDEF				
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter									tfa[8]	00h
2 nd Parameter					tfa[7:0]				00h
3 rd Parameter	Multi-								vsa[8]	00h
4 th Parameter	W				vsa[7:0]				F0h
5 th Parameter									bfa[8]	00h
6 th Parameter					bfa[[7:0]				00h

This command defines the Vertical Scrolling Area of the display.


When MADCTL ml = '0'

The 1st&2nd parameter tfa[8:0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd&4th parameter vsa[8:0] describes the height of the Vertical Scrolling Area(in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th& 6th parameter bfa[8:0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). tfa[8:0], vsa[8:0] and bfa[8:0] refer to the Frame Memory Line Pointer.

Description



When MADCTL ml = '1'


The $1^{st}\&2^{nd}$ parameter tfa[8:0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd&4th parameter vsa[8:0] describes the height of the Vertical Scrolling Area(in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start

Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The $5^{th}\&6^{th}$ parameter bfa[8:0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).







6.2.18. Te off(34h)

Command	l Set					TEOFF				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No Par	ameter				/
Description	This com		sed to turn	n off (Acti	ve Low) t	he Tearing	g Effect ou	tput signa	l from the	
Restriction	This com	mand has	no effect	when tear	ing effect	output is a	already off	:		

6.2.19. Te on(35h)


Command	d Set					TEON				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write								telom	00h
Description	This outp The Tear Effect Ou When tel Vertical When tel informati	out is not a sing Effect atput Line om ='0': 1 time scale on:	Iffected by Line On h . The Tearin	r changing has one pa	MADCT rameter, woutput line	L bit ml. Thich desc consists of T _{vdl}	ribes the r	node of the	e Tearing mation onl Tvdh and H-Bla	y: anking
Restriction	This com	mand has	no effect	when tear	ing effect	output is a	lready on			



6.2.20. Memory access control(36h)

Command	d Set				N	MADCTR	aL.			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write	sys_m y	sys_m x	sys_m v	sys_m	sys_b gr	sys_m h			00h
	This com	mand def	ines read/v	vrite scan	ning direct	tion of fra	me memo	ry.		
	Bit		Name		Descr	ription				
	D7		sys_my		Page Add	ress Ordei	:			
	D6		sys_mx	C	Column Ad	dress Ord	er			
	D5	:	sys_mv		Page/Colu	ımn Ordei	•			
	D4		sys_ml		Line Add	ress Order				
	D3	:	sys_bgr		RGB/BC	GR Order				
	D2	:	sys_mh	Colı	umn Addro	ess Scan C	Order			
	-Bit Assi	_								
		Page Addr								
		-	•		ΓL D7="0					
			• `		ΓL D7="1	").				
D :			ddress Ord		D("0")					
Description					L D6="0") L D6="1")					
		Page/Colu	•	MADCII	L D0= 11)					
		_		n MADCT	TL D5="0'	').				
					ΓL D5="1					
		Line Addre				,				
	"0" = I	LCD Refre	sh Top to	Bottom (When MA	DCTL D4	="0")			
	"1" = I	LCD Refre	sh Botton	n to Top (When MA	DCTL D4	="1")			
	Bit D3- F	RGB/BGR	Order							
	"0" = F	RGB (Who	en MADC	TL D3="()")					
	"1" = F	BGR (Who	en MADC	TL D3="1	l")					
	Bit D2- C	Column A	ddress Sca	n Order						
					hen MAD					
	"1" = I	LCD Refre	esh Right t	o Left (W	hen MAD	CTL D2=	"1")			





6.2.21. Vertical scrolling start address(37h)

Command	l Set					VSSAD				
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter	Multi-								vsp[8]	00h
2 nd Parameter	W				vsp	[7:0]		L	L	00h
Description	These tw The Vertiline in the Fixed Art When ml Example vsp = '2' Scrol When ml Example vsp = '2' Vscrol Note: Whappen a vsp reference	(0,0) vsp[8:0] ll start addres (0,427) ='1' :When Top . (0,0) def_vsp[8:0] I start address (0,427) men new pott the next pott the next pott the start address to the France pott the start address to the France pott the next pott pott pott pott pott pott pott po	p Fixed And p Fixe	memory Memory rea = Botto Memory ition and part to avoid ory line por	om Fixed om Fixed and the set of the set o	and the so sone parameters line a Area = 00 Area = 00	Display the result	ch describest line of the scrolling and scro	rea = 428 rea = 428	
Restriction	frame me	e value of t emory), it is e undesiral	must not e	enter the fi	xed area (defined by	vertical s			



6.3.22. Idle mode off(38h)

Command	l Set					IDLEOF	F			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No par	rameter				/
Description	In the idle	e off modan display		52k colors	idle mode	e on.				
Restriction	This com	mand has	no effect	when mod	dule is alre	eady in idl	e off mode	e.		



6.2.23. Idle mode on(39h)

Command	d Set					IDLEON	I			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				No pai	rameter			•	/
Description	There wi In the idl 1. Color Memory, 2. 8-Colo	ll be no all e on mode expression 8 color d or mode fr	n is reduce epth data i name frequenced on by	sible effect d. The col s displaye ency is ap	ors using d. plied.	isplay mo	ach R,G a	nd B in the		
			R5 R4 R3) G5	G4 G3 G2			B3 B4 B1	В0
		lack	0xx			0xxxxx)xxxxx	
		lue	0xx			0xxxxx			lxxxxx	
				XXX		0xxxxx)xxxxx	
	-	genta		XXX		0xxxxx			lxxxxx	
		reen	0xx			1xxxxx)xxxxx	
	-	yan	0xx			1xxxx			lxxxxx	
		llow		XXX		1xxxxx			Oxxxxx	
	W	hite	1xx	XXX		1xxxxx	: 		lxxxxx	
Restriction	This com	nmand has	no effect	when mod	lule is alre	eady in idl	e on mode	.		



6.2.24. Pixel format set(3Ah)

Command	l Set						PFSET				
Command	Write/ Read	D7	D	6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write								dbi[2:0]		06h
	dbi[2:0]	is the pix	el form	nat o	f system	interface.					
	dbi[2] db	i[1]	d	bi[0]	system in	terface for	rmat			
	0		0		0	re	served				
	0		0		1	re	served				
Description	0		1		0	re	served				
Description	0		1		1	re	served				
	1		0		0	re	served				
	1		0		1	16 b	oits/pixel				
	1		1		0	18 b	oits/pixel				
	1		1		1	re	served				
Restriction	-										



6.2.25. Write memory continue(3Ch)

Command Set		WRMEMC										
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default		
Parameter	Write		No parameter /									
Description	This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write memory continue or memory write command. If mv= '0': Data is written continuing from the pixel location after the write range of the previous memory write or write memory continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the end column (caset_ec) value. The column register is then reset to caset_sc and the page register is incremented. Pixels are written to the frame memory until the page register equals the end page (paset_ep) value and the column register equals the caset_ec value, or the host processor sends another command. If the number of pixels exceeds (caset_ec-caset_sc+1)*(paset_ep-paset_sp+1) the extra pixels are ignored. If mv= '1': Data is written continuing from the pixel location after the write range of the previous memory write or write memory continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the end page (paset_ep) value. The page register is then reset to paset_sp and the column register is incremented. Pixels are written to the frame memory until the column register equals the end column (caset_ec) value and the page register equals the paset_ep value, or the host processor sends another command. If the number of pixels exceeds (caset_ec-caset_sc+1)*(paset_ep-paset_sp+1) the extra pixels are ignored.											
Restriction	A memory write should follow a column address set or page address set to define the write address. Otherwise, data written with write memory continue is written to undefined addresses.											



6.2.26. Horizontal scrolling definition(3Dh)

Command Set		HSDEF									
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default	
1st Parameter	Multi- W								lfa[8]	00h	
2 nd Parameter		lfa[7:0]									
3 rd Parameter									hsa[8]	00h	
4 th Parameter		hsa[7:0]								F0h	
5 th Parameter									rfa[8]	00h	
6 th Parameter		rfa[7:0]									

This command defines the Horizontal Scrolling Area of the display.


When MADCTL mh = '0'

The $1^{st}\&2^{nd}$ parameter Ifa[8:0] describes the Left Fixed Area (in No. of columns from left of the Frame Memory and Display).

The 3rd&4th parameter hsa[8:0] describes the width of the Horizontal Scrolling Area(in No. of columns of the Frame Memory [not the display] from the Horizontal Scrolling Start Address). The first column read from Frame Memory appears immediately after the right most column of the Left Fixed Area.

The 5th& 6th parameter rfa[8:0] describes the Right Fixed Area (in No. of columns from Right of the Frame Memory and Display). Ifa[8:0], hsa[8:0] and rfa[8:0] refer to the Frame Memory Column Pointer.

Description



When MADCTL mh = '1'

The 1st&2nd parameter lfa[8:0] describes the Left Fixed Area (in No. of columns from right of the Frame Memory and Display).

The 3rd&4th parameter hsa[8:0] describes the width of the Horizontal Scrolling Area(in



No. of columns of the Frame Memory [not the display] from the Horizontal Scrolling Start Address). The first column read from Frame Memory appears immediately after the right most line of the Left Fixed Area.

The 5th&6th parameter rfa[8:0] describes the Right Fixed Area (in No. of columns from Left of the Frame Memory and Display).

First Column Read from Frame Memory

First Column Read from Frame Memory

Left fixed Area (fixed Fixed Area)

Restriction -



6.2.27. Horizontal scrolling start address(3Eh)

Command	Set					HSSAD				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Multi-								hsp[8]	00h
2 nd Parameter	W				hsp	[7:0]				00h
Description	These tw The Hori column in Fixed Are When ml Example: hsp = '2' When ml Example: hsp = '2'	o commar zontal Scr n the Framea on the Geron	mory ft Fixed A mory	to e the screen rt Address y will be will ustrated rea = Right rea	olling area a command written as a below: Int Fixed A Int Fixed A		parameter olumn after norizontal morizontal	which deser the last of scrolling	Display	the Left 3 and
Restriction	-									



6.3. Description of Private Registers Command 1

6.3.1. Interface control 1(40h)

Command	l Set					IFCTRL	1			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				sdo_hiz					00h
Description	"0" =	SDO enal	ble signal.							
Restriction	Should so	et "FF=A5	" before o	onfigure	this registe	ers				

6.3.2. Interface control 2(41h)

Command	l Set					IFCTR	L2			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write								spi_2dat_en	00h
Description	"0" =	en : spi 2- =disable =enable	-data line	mode enal	ole signal.					
Restriction	Should so	et "FF=A5	" before c	onfigure t	his registe	ers				



6.3.3. Interface control 3(42h)

Command	l Set					IFCTRL	3			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				qspi_b gr			qspi_d ummy	qspi_s byte	00h
Description	qspi_bgr order in v	erface is (: when op which the service is the service is (: when op which the service is (: when	code = 3 sub-pixels Lane Lane Lane Lane Lane Lane Lane Lane	are received as a series of the series of th	7ed. 6 60 60 60 60 60 60 60 60 60	2	B3 B4 B0 B5 B1 R2 R4 R5 R1 Dummy clock	there are	8 dummy	clocks.
Restriction	Should se	et "FF=A5					NO	_		



6.3.4. Interface control 4(43h)

Command	d Set					IFCTRL	4			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				endian	epf[1:0]	mdt	[1:0]	04h
Description	epf: epf = 00 BB epf = 0 BB RS RS RS RS RS Note: Ex 1. R0 = 1 2. B0 = 1 epf = 1 BB Note: Ex 1. R0 = 0 2. B0 = 0 epf = 1 LB Note: 1. If DB1 2. If DB4 mdt: Whof display	ception when R5- when B4- 0 ception when R5- when B4- 0 ception when R5- when B4- 1 solution when R5- when B4- ception	22 R1 23 R1 24 R1 25 R1 26 R1 27 R1 28 R1 29 R1 20 R1 20 R1 20 R1 21 R1 22 R1 23 R1 24 R1 25 R1 26 R1 27 R1 28 R1 29 R1 20 R1 20 R1 20 R1 20 R1 21 R1 22 R1 23 R1 24 R1 25 R1 26 R1 27 R1 28 R1 29 R1 20	BII DB10 R0 G5 1 1 1 BBII DB10 0 * G5 00 00 00 DBII DB10 DB10	DB9 DB8 DB9 DB8 G4 G3 DB9 DB8 G4 G3 DB9 DB8 G4 G3	DB7 DB6 G2 G1 DB7 DB6 G2 G1 DB7 DB6 G2 G1 DB7 DB6 G2 G1 DB7 DB6 G2 G1	DB5 DB6 DB5 DB5 DB5 DB5 DB6 DB6	B4 B 4 DB3 DB 4 DB3 DB	32 DB1 II 33 B2 II 34 DB1 II 34 DB1 II 35 B2 II 36 DB1 II 37 DB1 II 38 DB1 II 38 DB1 II 38 DB1 II 38 DB1 II 39 DB1 II 30 DB1 II 30 DB1 II 31 DB1 II 31 DB1 II 32 DB1 II	080 080 080 080 080 080
Restriction	Should so	et "FF=A5	" before o	onfigure t	his registe	ers				



6.3.5. Tearing effect control 1(44h)

Command	l Set				1	TECTRL	.1			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter	Multi-							sts[10:8]		00h
2 nd Parameter	W				sts[7:0]				00h
Description	when the The TE's The tearing The tearing Vertical time. Note: That set to	display mignal is not not effect to me scale	nodule rea of affected ine on has output line	by changes one parameters consist of $s = 0$ is e		describes ng inform T _{vdl}	the tearing	g effect ou	tput line r	node.
Restriction	(TE) outp	out is alrea	ady on, th	e TE outp		ontinue to	operate as	programm		ear effect previous

6.3.6. Tearing effect control 2(45h)

Command	l Set					TECTRL	.2			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter	Multi-							sts[10:8]		/
2 nd Parameter	R				sts[7:0]				/
Description	total num	ber of sca	nlines on ined as the	a display o	device is d	lefined as	o update the VSYNC+	VBP+VA	CT+VFP.	The
Restriction	-									



6.3.7. Tearing effect control 3(46h)

Command	l Set				,	TECTRL	.3			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				te_oe			te_pol	te_ext end	00h
Description	"0": D "1": En te_pol :T	nable his signal	can chang	se TE pola		ension mo	ode, which	supports	configurin	ng the TE
Restriction	Should se	et "FF=A5	" before c	onfigure t	this registe	ers				

6.3.8. Tearing effect control 4(47h)

Command	l Set					TECTRL	.4			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter							te_	v_start[10):8]	00h
2 nd Parameter	Multi-				te_v_st	art[7:0]				00h
3 rd Parameter	W						te_	v_end[10	:8]	00h
4 th Parameter					te_v_e	nd[7:0]				00h
Description	te_v_star		pecifies o	n which li	on: ne of a fra a frame th		Ü	Č		
Restriction	Should so	et "FF=A5	" before o	configure	this registe	ers				



6.3.9. Tearing effect control 5(48h)

Command	l Set					TECTRL	.5			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter									te_h_s tart[8]	00h
2 nd Parameter	Multi-				te_h_st	art[7:0]				00h
3 rd Parameter	W								te_h_e nd[8]	00h
4 th Parameter				•	te_h_e	nd[7:0]		•		00h
Description	te_h_star	t[8:0] : Sp	ecifies wh	nich colun	on, and to nn of a rov	v the TE s	ignal begi			
Restriction	Should so	et "FF=A5	5" before o	configure	this registe	ers				



6.3.10. Scan direction control(49h)

Command	l Set				S	CANCTI	RL			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write						gs		SS	01h
Description	gs="0" gs="1" ss: select: ss="0"	e: Gate sca s the shift d: Source of	n directio n directio	n is 856— of outputs 2→S1;	, i	ırce drivei	:			
Restriction	Should so	et "FF=A5	" before c	configure	this registe	ers				

6.3.11. OTP control 1(4Ah)

Command	l Set				(OTPCTRI	L 1			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write		otp_pt	m[1:0]	otp_p we	otp_pr	otp_p prog	otp_v pp_sel	otp_v pp_src _sel	00h
Description	otp_pwe otp_prd: otp_ppro otp_vpp_ cycle). otp_vpp_ "1": Pr	:define prodefine rea g :program sel :select src_sel :T ogram vol	ogram cycond cycle. In mode enter the worker The prograting General	able signa	d. 8V~8.5V Source is Chip.	0.1				V in read
Restriction	Should so	et "FF=A5	" before o	configure t	his registe	ers				

6.3.12. OTP control 2(4Bh)

Command	l Set				(OTPCTR	L 2			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write		otp_pa[7:0] 00h							00h
Description	otp_pa[7	:0] : Set th	: Set the OTP program address.							
Restriction	Should so	et "FF=A5	"FF=A5" before configure this registers							



6.3.13. OTP control 3(4Ch)

Command	l Set				(OTPCTRI	L3			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				otp_pd	lin[7:0]				00h
Description	otp_pdin	[7:0] :Spec]:Specify OTP program data.							
Restriction	Should so	et "FF=A5	"FF=A5" before configure this registers							

6.3.14. OTP control 4(4Dh)

Command	l Set				(OTPCTR	L 4				
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default	
1st Parameter	Multi-		otp_rd_dat[7:0]								
2 nd Parameter	R									/	
Description	otp_rd_d	at[7:0] : R	7:0] : Read OTP output data.								
Restriction	-										



6.3.15. Memory access control(4Fh)

Command	l Set					USRMAI)				
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default	
Parameter	Write	usr_m	usr_m	usr_m	usr_m	usr_bg	usr_m			00h	
		У	X	V	1	r	h				
	This com	mand def	ines read/v	vrite scan	ning direct	tion of fra	me memo	ry.			
	Bit		Name		Descr	iption					
	D7		usr_my		Page Add	ress Order	•				
	D6		usr_mx	C	olumn Ad	dress Ord	er				
	D5		usr_mv		Page/Colu	ımn Ordei	•				
	D4		usr_ml		Line Addı	ress Order					
	D3		usr_bgr		RGB/BC	R Order					
	D2		sys_mh	Colu	ımn Addre	ess Scan C	Order				
	-Bit Assi	gnment	ent								
	Bit D7- F	age Addr	ess Order								
	"0" = T	op to Bot	tom (Whe	n MADC	ΓL D7="0	").					
	"1" = F	Bottom to	Top (Whe	n MADC	ΓL D7="1	").					
			ddress Ord								
Description			tht (When								
		_	eft (When	MADCTI	L D6="1")						
		Page/Colu		MADOT	T D5 200	•					
			ode (When lode (When								
		Line Addro		n MADC.	1L D3= 1)					
			esh Top to	Bottom (V	When MA	DCTL D4	="0"				
			esh Botton	•			-				
		RGB/BGR		100 10p (-)				
	"0" = F	RGB (Who	en MADC	TL D3="()")						
	"1" = F	BGR (Wh	en MADC	TL D3="1	.")						
	Bit D2- C	Column A	ddress Sca	n Order							
	"0" = I	CD Refro	esh Left to	Right (W	hen MAD	CTL D2=	"0")				
	"1" = I	CD Refre	esh Right t	o Left (W	hen MAD	CTL D2=	"1")				
	The func	tion is the	same as 3	6Н.							
Restriction	Should so	et "FF=A:	5" before c	onfigure t	his registe	ers					



6.3.16. Internal timing control 1(53h)

Command	l Set					ITCTRL	1			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				inter_v	bp[7:0]				0Ch
Description	inter_vbp	[7:0] : set	internal v	ertical bac	ck-porch v	width.				
Restriction	Should so	et "FF=A5	" before c	onfigure t	his registe	ers				

6.3.17. Internal timing control 2(54h)

Command	l Set					ITCTRL	2				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default	
Parameter	Write			inter_vfp[6:0] 08h							
Description	inter_vfp	[6:0] : set	internal vertical front-porch width.								
Restriction	Should so	et "FF=A5	5" before configure this registers								

6.3.18. Internal timing control 3(55h)

Command	l Set					ITCTRL	3			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				inter_h	bp[7:0]				25h
Description	inter_hbp	[7:0] : set	internal h	orizontal	back-porc	h width.				
Restriction	Should so	et "FF=A5	" before o	configure 1	his registe	ers				

6.3.19. Internal timing control 4(56h)

Command	l Set					ITCTRL	4			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				inter_h	fp[7:0]				25h
Description	inter_hfp	[7:0] : set	internal h	orizontal i	front-porc	h width.				
Restriction	Should so	et "FF=A5	" before o	configure t	this registe	ers				



6.3.20. Ibias control(57h)

Command	l Set				I	BIASCTI	RL			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write			bias_sd_	_adj[1:0]		na_adj[1:)]	bias_a	dj[1:0]	2Ah
	bias_gma	_adj[1:0]	: bias for	urce block gamma bl analog blo	ock.					
Description				bias_gn	l_adj[1:0] na_adj[1:0 adj[1:0]		nit: uA)			
					00	(0.50			
					01	().75	1		
					10	1	1.00			
					11		1.25			
Restriction	Should se	et "FF=A5	5" before o	configure	this registe	ers				



6.3.21. LVD control(59h)

Command	l Set]	LVDCTR	L			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write		lvd_re c_byp ass	lvd_re c_goa _sel	lvd_en		1	lvd_se	el[1:0]	15h
	'1': G0 lvd_rec_{ '0': G0 '1': G0	OA turns of OA turns of OA turns of OA turns of OA precha	off the pred arges to VO	charge fun GL when l	ction when action whe LVD recov	n LVD red				
Description			lv	0 1		D	Description isable LVI nable LVI	D		
	lvd_sel[1	:0]: LVD	threshold lvo	selection s d_sel[1:0] 00 01 10		LVD	2.2 2.3 2.4 2.5	d(Unit:V)		
Restriction	Should se	et "FF=A5	5" before c	onfigure 1	his registe	ers				



6.3.22. RAMCTRL 1(5Ch)

Command	l Set				R	AMCTR	L1			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write							mec_r estart	mbist_ disabl e	00h
Description	_	art :When		J	finished, t	urn the bis	st function	back on a	at any time	e.
Restriction	Should so	et "FF=A5	" before o	configure 1	this registe	ers				

6.3.23. RAMCTRL 2(5Dh)

Command	l Set				R	AMCTR	L2			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write		td1sel _l	td2sel _l	td3sel		td1sel _r	td2sel _r	td3sel _r	00h
Description	td2sel_l/t	d2sel_r: s	elect the d	elay time	of internation of word li	ne control	signal	signal.		
Restriction	Should so	should set "FF=A5" before configure this registers								



6.3.24. RDBIST(5Eh)

Command	Set					RDBIS	Γ					
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default		
1 st Parameter		mec _rest art	mec_e nable	mbist_ done	mbist_ abort	l_mec _pxl1 _hit	l_mec _pxl2 _hit	r_mec _pxl1 _hit	r_mec _pxl2 _hit	/		
2 nd Parameter						l_mec _pxl1 _row[_8]	l_mec _pxl2 _row[_8]	r_mec _pxl1 _row[8]	r_mec _pxl2 _row[8]	/		
3 rd Parameter	Multi-				l_mec_px	11_row[7:	0]			/		
4 th Parameter	R			mec_e mbist_ abort		/						
5 th Parameter	-		mec mec_e mbist_ mbist_ abort						/			
6 th Parameter	-		mec_e mbist_ abort l_mec l_mec r_mec r_mec r_mec mbist_ abort l_mit l_							/		
7 th Parameter	-				r_mec_px	.11_row[7:	0]			/		
8 th Parameter	-				r_me	c_pxl1_co	1[6:0]			/		
9 th Parameter	-				r_mec_px	.l2_row[7:	0]			/		
10 th Parameter	-		r_mec_pxl2_col[6:0]									
Description	mec_resta mec_enal mbist_do mbist_ab l_mec_py l_mec_py r_mec_py l_mec_py l_mec_py l_mec_py r_mec_py r_mec_py r_mec_py r_mec_py r_mec_py r_mec_py r_mec_py r_mec_py r_mec_py	art : Whe ble : Men ne : Men ort : A sig kl1_hit : kl2_hit : kl2_hit : . kl1_row[kl1_row[kl2_row[kl2_row[kl1_row] kl1_row[kl1_row[kl1_row[kl	nory bist of mory bist of mory bist of gnal indicates. The signal ir A signal ir A signal ir A signal ir (8:0]: The	enory bist is enable significating that indicating the indicating the indicating the row when column we row	s finished, hal. RAM has g the first he second he first ba he second re the first here the second here the second here the second here the second	three or me bad point and spot on a bad spot of the bad spot o	nore bad spon the left on the left the right spon the right is on the left ot is on the spot is on the spot is on the right of is on the spot is on the right of its on the right of it	side of R it side of R it side of R at side of I eft side of e left side e left side the left si ight side of e right sid	AM. AM. RAM. RAM. of RAM. of RAM. de of RAM. e of RAM	М.		
D. C. C.	r_mec_p	xl2_col[(5:0] : The	column w	here the s	econd bad	spot is on	the right	side of RA	AM.		
Restriction	-											



6.4. Description of Private Registers Command 2

6.4.1. Gamma control(60~7Fh)

Comman	d Set				(GAMCTE	RL	vrp0[3:0] 0] 4[4:0] 6[4:0] vrp13[3:0] vrp36[2:0]			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default	
60h	Write						vrp0	[3:0]		00h	
61h	Write					vrp1	[5:0]			06h	
62h	Write					vrp2	[5:0]			0ch	
63h	Write						vrp4[4:0]			0bh	
64h	Write						0ah				
65h	Write				vrp13[3:0]					06h	
66h	Write					vrp20[6:0]				30h	
67h	Write			vrp27[2:0]			vrp36[2:0]]	43h	
68h	Write					vrp43[6:0]				44h	
69h	Write						vrp50	vrp50[3:0]			
6Ah	Write					vrp57[4:0]				12h	
6Bh	Write				vrp59[4:0]					14h	
6Ch	Write				I	vrp6	1[5:0]			29h	
6Dh	Write					vrp62	2[5:0]			31h	
6Eh	Write						vrp63	3[3:0]		0fh	
6Fh	Write			vj0p6	53[1:0]			vj1p6	3[1:0]	00h	
70h	Write						vrn0	[3:0]		00h	
71h	Write				l	vrn1	[5:0]			06h	
72h	Write					vrn2	[5:0]			0ch	
73h	Write						vrn4[4:0]			0ah	
74h	Write						vrn6[4:0]			09h	
75h	Write						vrn13	3[3:0]		07h	
76h	Write			ı	ı	vrn20[6:0]			30h	
77h	Write			vrn27[2:0]]	34h		
78h	Write					vrn43[6:0]]			44h	
79h	Write						vrn50	0[3:0]		08h	



$NV3007\text{-}168RGB\ x428\ dot,\ 262k\text{-}colorTFT\ LCD\ Single\text{-}Chip\ Driver$

7Ah	Write						vrn57[4:0]	13h		
7Bh	Write						vrn59[4:0]	13h		
7Ch	Write				vrn61[5:0]						
7Dh	Write				vrn62[5:0]						
7Eh	Write				vrn63[3:0]						
7Fh	Write			vj0n6	3[1:0]			vj1n63[1:0]	00h		
Description	Gamma r	egister tri	mming	•		•	•	•	•		
Restriction	Should se	et "FF=A5	5" before o	onfigure t	his registe	ers					



5.4	4.2. Regul	ator co	control(80~81h)										
	Command	d Set				R	GLF	RCTF	RL				
	Command	Write/ Read	D7	D6	D5	D4	D	03	D2	D1	D0	Default	
	80h	Multi-	lı									00	
	oon	W		gma_bias_adj[3:0] dvdd_adj[2:0]								a0h	
	81h	Write		bgr_adj[3:0] vref_adj[3:0]								00h	
			as_adj[3:2]: as_adj[1:0]:		OP bias adgray gma_bia				Jnit: uA) 0.50 0.67				
						10			1.00				
						11			2.00				
		dvdd_a	dj[2:0]: dvd										
			dvdd_adj		DVDD (unit:V)	d		adj[2:0]	DVI	DD (unit:V)	
			000		1.5	55		1	00		1.60		
			001		1.5	50		1	01		1.65		
			010		1.4	15		1	10		1.70		
			011		1.4	10		1	11		1.76		

Description

bgr_adj[3:0]: bandgap trimming

bgr_adj[3:0]	VBG(V)	bgr_adj[3:0]	VBG(V)
0000	1.300	1000	1.288
0001	1.311	1001	1.276
0010	1.323	1010	1.265
0011	1.334	1011	1.253
0100	1.346	1100	1.241
0101	1.357	1101	1.230
0110	1.369	1110	1.218
0111	1.380	1111	1.207

vref_adj[3:0]: vref trimming

vref_adj[3:0]	VREF (unit:V)	vref_adj[3:0]	VREF (unit:V)
0000	2.00	1000	2.03
0001	1.98	1001	2.05
0010	1.96	1010	2.07
0011	1.94	1011	2.09
0100	1.92	1100	2.11
0101	1.90	1101	2.13
0110	1.88	1110	2.15
0111	1.82	1111	2.19

Restriction

Should set "FF=A5" before configure this registers



6.4.3. VDDS control(82h)

Command	d Set	VDDSCTRL										
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	Default			
Parameter	Write						vd	ds_trim[2	:0]	00h		
	vdds_trim[2:0]: vdds trimming signal vdds_adj[2:0] VDDS(unit:V) vdds_adj[2:0] VDDS (unit:V)											
Description		000		1.8			00		1.980 2.166			
		010 011		1.5			10		2.389			
Restriction	Should	set "FF=A5" before configure this registers										



6.4.4. Gamma ldo control 1(83h)

Comman	d Set	GLDOCTRL1												
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default				
Parameter	Write		gvcl_reg[7:0]											
Description	gvcl_reg	[7:0]:GVC	9vcl_ 001	tput voltaş reg[7:0] 1 1111 1 0110 1 1111	ge level ad	justment	-12.5m -3.	20 V/Step						
	Note:GV	CL > DDV	. > DDVDL + 0.2V											
Restriction	Should s	et "FF=A5	"FF=A5" before configure this registers											



6.4.5. Gamma ldo control2(84h)

Comman	d Set				GI	LDOCTR	RL2						
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default			
Parameter	Write		gvdd_reg[7:0]										
Description	gvdd_reg	[7:0]:GVE	gvdd_1 0100	reg[7:0] 0000 0000	ge level a	djustment	Value 4.4 12.5mV 6.2 12.5mV	V/Step 20 V/Step					
	Note: GV	DD < DD	D < DDVDH - 0.2V										
Restriction	Should se	et "FF=A5"	"FF=A5" before configure this registers										



6.4.6. Gamma ldo control 3(85h)

Commai	nd Set				Gl	LDOCTR	L3					
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default		
Parameter	Write			gvsp_reg[6:0]								
	gvsp_reg[6:0]:GVSF		out voltag	e level adj	ustment	Value	e(V)				
				1111			1.9	0				
Description							12.5mV	7/Step				
			011	1111			1.1	0				
							12.5mV	7/Step				
			000 0000 0.31									
Restriction	Should se	t "FF=A5"	"FF=A5" before configure this registers									



6.4.7. ESD control 2(8Bh)

Command	l Set				I	ESDCTRI	L 2			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write	esd_en able	esd_rd _sram	esd_lo ad_sra m	esd_re load_o tp	esd_fo rce_an alog_1	esd_fo rce_cl k_1	esd_fo rce_cs _1	esd_fo rce_dc _1	1fh
Description	esd_rd_si esd_load esd_reloa esd_force occurs. esd_force occurs.	ole :ESD firam : Read_sram :En ad_otp :En e_analog_ e_clk_1 :E e_cs_1 :E	d sram pro able signa able signa 1 :Enable cnable signable sign	otect bits to al whether al for whet e signal w hal whether	to test regis to load SI ther to relocate thether the	RAM information of the control of th	fter ESD of power su face clock erface chi	pply is progressive after ESI progressive selection	rotected a O occurs. n signal a	after ESD
Restriction	Should so	et "FF=A5	5" before o	configure 1	his registe	ers				



6.4.8. ESD control 3(8Ch)

Command	l Set	ESDCTRL3										
Command	Write/ Read	D7	D7 D6 D5 D4				D2	D1	D0	Default		
Parameter	Read		esd_d	et[3:0]			esd_oc cured			/		
Description	esd_det[3	3:0] : Whe	ther ESD	has occur	ormation is red in anal ital circuit	log circuit		r not ESD	has occur	red:		
Restriction	-											

6.4.9. Gamma Shift(8Dh)

Command	l Set					GAMShi	ft			
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write				vcor	n_ofc_reg	[6:0]			00h
Description	GVDD = GVCL =	gvcl_reg[7	: 7:0] + vcon :0] + vcon :0] + vcon	n_ofc_reg	[6:0]					
Restriction	Should se	et "FF=A5	" before o	configure	this registe	ers				

6.4.10. RDOTPLD(8Eh)

Command	l Set]	RDOTPL	D			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Read						por	lvd	otp_lo ading	/
Description	por :Whe	ther POR	is address, is occurring oltage is other the OT	ng. letected.	ome intern	al state in	formation:			
Restriction	-									



6.4.11. Pump control 1(8Fh)

Command	l Set				P	WRCTR	L1			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter	Multi-		vgh	_clk_sel[2	2:0]		vgl	_clk_sel[2	2:0]	22h
2 nd Parameter	W						mv	_clk_sel[2	2:0]	04h
Description	vgl_clk_s mv_clk_s vgh_clk_s mv_clk_s	sel[2:0] : Nesel[2:0] : Nesel[2:0] : Nesel[2:0] is	used to se	t the oper vgl clk se 000 001 110 110 111 11	ation frequel[2:0]	Free 1/2 1/1 1/1 1/2 1/2 1/2 1/2 1/3 1/4	24 OSC 12			
Restriction	Should so	et "FF=A5	" before o	onfigure 1	this registe	ers				



6.4.12. Pump control 2(90h)

Command	Set				P	WRCTR	L2			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Multi- W	ddvdh _drain _row_ on[8]	ddvdh _drain _row_ off[8]				drain_fr n[1:0]	ddvdh_ m_of	drain_fr f[1:0]	45h
2 nd Parameter				ddv	vdh_drain_	_row_on[7	7:0]			C8h
3 rd Parameter				ddv	/dh_drain_	_row_off[′	7:0]			2Ch
Description	ddvdh_di	rain_frm_orain_row_	off[1:0] : I on[8:0] : S	Roughly s Select exa	elect the frelect the first the firs	rame from	which the	e ddvdh_d in starts.	rain ends.	
Restriction	Should so	et "FF=A5	" before o	onfigure 1	this registe	ers				

6.4.13. Pump control 3(91h)

Command	l Set				P	WRCTR	L3			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Multi- W	ddvdh _en_ro w_on[8]	ddvdh _en_ro w_off[8]			ddvdh_o	en_frm_ 1:0]	ddvdh_o	en_frm_ 1:0]	81h
2 nd Parameter				do	dvdh_en_1	ow_on[7:	0]			2Ch
3 rd Parameter				do	dvdh_en_r	ow_off[7:	0]			C8h
Description	ddvdh_ei	n_frm_off n_row_on	[1:0] : Rou [8:0] : Sel	ighly sele	ct the fram ct the fran y which ro y which ro	ne from w	hich the danger dh_en star	dvdh_en e rts.		
Restriction	Should so	et "FF=A5	" before c	onfigure 1	this registe	ers				



6.4.14. Pump control 4(92h)

Command	l Set				P	WRCTR	L4			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D1 D0	
1 st Parameter	Multi- W	ddvdl _en_ro w_on[8]	ddvdl _en_ro w_off[8			_	n_frm_o ::0]	ddvdl_e	n_frm_o l:0]	81h
2 nd Parameter				d	dvdl_en_r	ow_on[7:0	0]			2Ch
3 rd Parameter				d	dvdl_en_r	ow_off[7:	0]			C8h
Description	ddvdl_en	frm_off[_row_on[1:0] : Rou 8:0] : Sele	ghly selected exactly	t the frame of the frame which row which row	ne from wh w the ddvo	nich the do	- lvdl_en en s.		
Restriction	Should so	et "FF=A5	5" before c	onfigure	this registe	ers				

6.4.15. Pump control 5(93h)

Command	l Set				P	WRCTR	L5			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D1 D0	
1 st Parameter	Multi- W	mv_di sch_ro w_on[8]	mv_di sch_ro w_off[8]			mv_diso	ch_frm_ 1:0]	mv_diso	ch_frm_ 1:0]	81h
2 nd Parameter				m	v_disch_r	ow_on[7:	0]			2Dh
3 rd Parameter				m	v_disch_r	ow_off[7:	0]			C7h
Description	mv_disch	n_frm_off n_row_on	[1:0] : Rou [8:0] : Selo	ighly selected ect exactly	et the framet the frame of the	ne from when when the moderate with the moderate when the moderate	hich the m _disch star	v_disch e ts.		
Restriction	Should so	et "FF=A5	" before c	onfigure t	this registe	ers				



6.4.16. Pump control 6(94h)

Command	l Set]	PWRCTR	L6			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Multi- W	vgh_e n_row _on[8]	vgh_e n_row _off[8			vgh_en_ 1:			_frm_off :0]	44h
2 nd Parameter				,	vgh_en_r	ow_on[7:0]			00h
3 rd Parameter				,	vgh_en_r	ow_off[7:0]			2Ch
Description	vgh_en_1	frm_off[1: ow_on[8:	0] : Rougl 0] : Select	nly select exactly w	the frame which row	from which from which the vgh_e with the vgh_e	ch the vgh n starts.	en ends.		
Restriction	Should so	et "FF=A5	" before c	onfigure	this regist	ters				

6.4.17. Pump control 7(95h)

Command	l Set]	PWRCTR	L7			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Multi- W	vgh_d isch_r ow_on [8]	vgh_d isch_r ow_of f[8]			vgh_disc n[1		vgh_dis	ch_frm_ 1:0]	44h
2 nd Parameter				VĮ	gh_disch_	row_on[7:	0]			01h
3 rd Parameter				vg	gh_disch_	row_off[7:	:0]			8Fh
Description	vgh_disc	h_frm_off h_row_on	[1:0] : Ro [8:0] : Sel	ughly sele	ect the fra	me from wome from wow the vgh	hich the v	gh_disch arts.		
Restriction	Should so	et "FF=A5	" before c	onfigure 1	this regist	ters				



6.4.18. Pump control 8(96h)

Command	l Set]	PWRCTR	L8			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Multi- W	vgh_d rain_r ow_on [8]	vgh_d rain_r ow_of f[8]			vgh_drai n[1		vgh_dra off[in_frm_ 1:0]	C0h
2 nd Parameter				VĮ	gh_drain_	row_on[7:	0]			2bh
3 rd Parameter				Vg	gh_drain_	row_off[7:	:0]			90h
Description	vgh_drain	n_frm_off n_row_on	[1:0] : Ro [8:0] : Sel	ughly sele	ect the fra y which r	me from women from wow the vgh	hich the v	gh_drain orts.		
Restriction	Should so	et "FF=A5	" before c	onfigure 1	this regist	ters				

6.4.19. Pump control 9(97h)

Command	l Set]	PWRCTR	L9			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Multi-	vgl_en _row_ on[8]	vgl_en _row_ off[8]			vgl_en_f			frm_off[0]	81h
2 nd Parameter	W				vgl_en_r	ow_on[7:0]				90h
3 rd Parameter				,	vgl_en_ro	ow_off[7:0]]			00h
Description	vgl_en_f	rm_off[1:0 ow_on[8:0)] : Rough)] : Select	ly select t exactly w	he frame	from which from which the vgh_er the vgh_er	h the vgh_ n starts.	en ends.		
Restriction	Should so	et "FF=A5	"FF=A5" before configure this registers							



6.4.20. Pump control 10(98h)

Command	l Set				P	WRCTRI	L10				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D1 D0		
1 st Parameter	Multi- W	vgl_di sch_ro w_on[8]	vgl_di sch_ro w_off[8]			vgl_discl		vgl_diso	ch_frm_ 1:0]	81h	
2 nd Parameter				V	gl_disch_	row_on[7:	0]			91h	
3 rd Parameter				VĮ	gl_disch_	row_off[7:	0]			63h	
Description	vgl_disch	rom_off	[1:0] : Rou [8:0] : Selo	ighly selected ect exactly	ct the frant	ne from when the from whow the vglow	hich the v	gl_disch e ts.			
Restriction	Should so	et "FF=A5	" before c	onfigure 1	this regist	ters					



6.4.21. Pump control 11(99h)

Command	l Set				P	WRCTRI	L11				
Command	Write/ Read	D7	D6	D5	D4	D3 D2		D1	D0	Default	
1 st Parameter	Multi- W	vgl_dr ain_ro w_on[8]	vgl_dr ain_ro w_off[8]			vgl_drain_frm_o n[1:0]		vgl_drain_frm_ off[1:0]		81h	
2 nd Parameter				V	gl_drain_	row_on[7:	0]			F4h	
3 rd Parameter				Vį	gl_drain_	row_off[7:	0]			64h	
Description	vgl_drain	frm_off _row_on[frm_on[1:0]: Roughly select the frame from which the vgl_drain starts. frm_off[1:0]: Roughly select the frame from which the vgl_drain ends. row_on[8:0]: Select exactly which row the vgl_drain starts. row_off[8:0]: Select exactly which row the vgl_drain ends on.								
Restriction	Should se	et "FF=A5	" before c	onfigure 1	this regist	ters					

6.4.22. Pump control 12(9Ah)

Command	d Set				F	WRCTR	L12			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write			ddvdh_bt	xvs[1:0]	ddvdh_bt vs_en				28h
Description	ddvdh_bi	tvs[1:0]: S	Setting the	lamp function clamp level ddvdh_b 00 10 display of	tvs[1:0] 1 1	VDH.	6.2 6.4 6.6 6.8 Hency is Fo		=IOVCC=	3.3V)
Restriction	Should so	et "FF=A5	5" before o	configure t	his regist	ters				



6.4.23. Pump control 13(9Bh)

Command	d Set				F	WRCTRI	L13			
Command	Write/ Read	D7	D6	D5 D4		D3	D2 D1		D0	Default
Parameter	Write			ddvdl_b	tvs[1:0]	ddvdl_bt vs_en				18h
Description	ddvdl_bt	vs[1:0]: S	etting the	ddvdl_btv 00 01 10 display of	el of DDV vs[1:0]	VDL.	-4.0 -4.4 -4.8 -5.0 ency is Fo		I=IOVCC=	3.3V)
Restriction	Should so	et "FF=A5	5" before o	configure t	his regist	ters				

6.4.24. Pump control 14(9Ch)

Command	d Set				P	WRCTRI	L14			
Command	Write/ Read	D7	D6	D6 D5 D4		D3	D2	D1	D0	Default
Parameter	Write	vgh_no reg		vgh_bth[1:0]						A0h
Description		eg: Enable [1:0]: Selec	et the VGI	vgh_nore 0	tio.		Clamp disable enable Ratio 5*VCI 6*VCI 7*VCI			
				11			8*VCI			
Restriction	Should so	et "FF=A5	" before o	configure t	his regist	ers				



6.4.25. Pump control 15(9Dh)

Command	l Set				P	WR	CTRI	L15			
Command	Write/ Read	D7	D6	D5	D4]	D3	D2	D1	D0	Default
Parameter	Write							V	gh_set[2:0)]	03h
Description	Condition		leep out +	0 0 0 0 1 1 1 1 1 display or	set[2:0] 00 01 10 11 00 01 11 10 11 11 11 11	WGH		H(Unit:V 12.0 12.5 13.0 13.5 14.0 14.5 15.0 15.5 o ration se		I, clock fr	equency
Restriction	Should se	et "FF=A5	" before	configure	this regist	er					

6.4.26. Pump control 16(9Eh)

Command	l Set				P	WRCTRI	L16				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default	
Parameter	Write	vgl_btrs	vgl_n oreg					vgl_set[2:0)]	C2h	
	vgl_btrs:	Select the	VGH pu	np ratio.							
					_btrs	Ra:					
	vgl nore	g: Enable	the clamp		1	-6*\					
	8	6		vgl_nore			Clamp				
				<u>0</u> 1			disable enable				
	vgl_set[2	:0]: Settin	g the clan	np level of	VGL.	1					
Description					et[2:0]	VG	L(Unit:V	7)			
			_		00		-9.0				
					01 10		-9.5 -10.0				
					11		-10.5				
					00		-11.0				
			_		01		-11.5				
			_		10 11		-12.0 -12.5				
	Condition	n :In the sl	leep out +			VGL pump		elect -6*VC	I, clock f	requency	
		VCI=IOV	_								
	, , , , , , , , , , , , , , , , , , ,										
Restriction	Should so	et "FF=A5	before o	onfigure t	this regist	er					



6.4.27. Pump control 17(9Fh)

Command	l Set	ı			P	WRCTRI	L17				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default	
1 st Parameter		gam_r ef_byp ass		vdds_ en_by pass	vref_ en_by pass	vgl_dra in_byp ass	vgl_di sch_b ypass	gam_e n_byp ass	pump _ctrl_e n	00h	
2 nd Parameter	Multi- W	vgl_en _bypa ss	vgh_d rain_b ypass	vgh_d isch_b ypass	vgh_e n_by pass	mv_dis ch_byp ass	ddvdl _en_b ypass	ddvdh _en_b ypass	ddvdh _drain _bypa _ss	00h	
3 rd Parameter		sd_n_ sd_en en_by _bypa 04h pass ss									
Description	pump_ctr gam_ref_ vdds_en_ vref_en_l vgl_drain vgl_discr gam_en_ vgl_en_b vgh_drain vgh_discr vgh_en_l mv_discr ddvdl_en ddvdh_er ddvdh_er	-	ver master urn off the urn off the Turn off the Turn off the run off the Turn off the	switch, care gam_ref e vdds_en vref_en. ne vgl_dra he vgl_dis gam_en. vvgl_en. he vgh_di vgh_en. he mv_dis ne ddvdl_e he ddvdh_ ff the ddvd d_p_en.	an turn of	al to turn o			g power su	apply:	
Restriction	Should se	et "FF=A5	" before c	onfigure t	his regist	ers					



6.5. Description of Private Registers Command 3

6.5.1. GOA control(A0h)

Command	l Set		GOACTRL									
Command	Write/ Read	D7	D6	D5	D4 D3 D2 D1 D0					Default		
1 st Parameter				1	goa_	slpin_sel	[2:0]	map_s	el[1:0]	28h		
2 nd Parameter		goa_vo	oa_vds_slpin_sel[2:0] goa_gcl_slpin_sel[2:0] level_sel[1:0]									
3 rd Parameter	Multi- W		exit_di sp_hiz _enabl e exit_disp_hiz_num[3:0]									
Description	goa_slpin STV2、V goa_vds_ voltage. goa_gcl_ voltage level_sel exit_disp signals at two fram '0': exit_disp	n_sel[2:0] VGL) outp slpin_sel[slpin_sel[: [1:0]: Lev _hiz_enab re process es : Turn off	: When the put voltage 2:0]: When 2:0]: When el selection I le: When ed HIZ for the function [3:0]: Thi	n the current so the	ent state is rent state I gate on :0] opts the s	sleep in, sleep in, is sleep trategy of o prevent	select the in, Selection VGH VGL GND HIZ Scanning non-overl	goa PAD(t the goa t two mor apping, ar	VDS, VS PAD(GC	D)output CH)output all GOA an for the		
Restriction					this registe	ers						



6.5.2. GOA VST control(A1h~AAh)

Comman	d Set					VSTCTE	L .							
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default				
A1h	Write		goa_vst1_shift[7:0] goa_vst2_shift[7:0]											
A2h	Write		goa_vst2_shift[7:0]											
A3h	Write		goa_vst3_shift[7:0]											
A4h	Write		goa_vst4_shift[7:0]											
A5h	Write		goa_vst4_shift[7:0]											
A6h	Write		vst_gnd2_period[7:0] 0A											
A7h	Write		vst_vci_period[7:0] 04											
A8h	Write	goa_v st_tch op[8]	tch st_tglu vst_noverlap[1: goa_vst_width[3:0]											
A9h	Write		goa_vst_tchop[7:0]											
AAh	Write		goa_vst_tglue[7:0]											
Description	shift[7]= shift[7]= shift[7]= volent: olent: vst_gnd1 vst_gnd2 vst_vci_ vst_nove goa_vst_ goa_vst_	1, Shift = 0, Shift = 1	vbp - shi vbp + shi vbp + shi shi shi specification specificatio	ift[6:0]; ift[6:	me when the ewhen the ewhen the during who olumn the	the VST vote een different hich the VST shou	oltage is raisent power ST is mainlid be raise	aised to G I fall back sed to VC supplies. ntained at ed from.	ND. to GND. I.					
Restriction		goa_vst_tglue[8:0]: Specifies the column from which the VST starts to pull low. Should set "FF=A5" before configure this registers												



6.5.3. GOAVEND control(ABh~B8h)

Command	Set				V	ENDCTR	L .	VENDCTRL										
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default								
ABh (1st Parameter)	Multi-						goa_ven	goa_vend1_shift_start[10 :8]										
ABh (2 nd Parameter)	W	goa_vend1_shift_start[7:0]								04h								
ACh (1st Parameter)	Multi-						goa_ven	goa_vend1_shift_end[10: 8]										
ACh (2 nd Parameter)	W			goa_	_vend1_sh	ift_end[7:	0]			7Ch								
ADh (1st Parameter)	Multi-						goa_ven	goa_vend2_shift_start[10 :8]										
ADh (2 nd Parameter)	W			goa_	vend2_sh	ift_start[7:	0]			04h								
AEh (1st Parameter)	Multi-						goa_ven	goa_vend2_shift_end[10: 8]										
AEh (2 nd Parameter)	W			goa_	_vend2_sh	ift_end[7:	0]			7Ch								
AFh (1st Parameter)						all	_gate_hiz_	period[3:	0]	03h								
AFh (2 nd Parameter)	Multi- W				all	_gate_nov	_period[5	:0]		04h								
AFh (3 rd Parameter)				all_	gate_vci_	period[7:0)]			0Ah								
B0h (1st Parameter)				ec	lk_gnd1_r	eriod[7:0]				0Ah								
B0h (2 nd Parameter)	Multi-	eclk_gnd2_period[7:0]							0Ah									
B0h (3 rd Parameter)	W			ec	clk_vci_po	eriod[7:0]		0Ah										
B0h (4 th Parameter)								00h										
B3h	Write			vei	nd_gnd1_1	period[7:0]]			0Ah								



B4h	Write		vend_gnd2_period[7:0] 0Ah										
B5h	Write			vend_vci_pe	eriod[7:0]				0Ah				
B6h (1st Parameter)	Multi-	goa_ven d_tchop [8]	goa_ve nd_tglu e[8]	vend_noverlap[1:0]	goa_v end1_ glass_ sel	goa_ve nd2_gl ass_sel	goa_r st_shi ft2_e n	bw_f w_sel	06h				
B6h (2 nd Parameter)			vds_noverl	ap[3:0]		eck_nove	rlap[3:0]		00h				
B7h	Write			goa_vend_to	chop[7:0]				44h				
B8h	Write			goa_vend_t	glue[7:0]				44h				
Description	Note: I row_cnt: col_cnt: col_cnt: vent goa_ven goa_ven goa_ven all_gate Hiz all_gate eclk_gno eclk_vci eclk_nov vend_gn vend_yce goa_ven goa_ven	shift_end2_shift_end2_shift_end2_shift_end2_shift_end2_shift_end2_shift_end2_shift_end2_shift_end2_period[7:0]* d1_period[7:0]* d2_period[7:0]* d2_period[7:0]* d2_period[7:0]* d1_period[7:0]* d2_period[7:0]* d2_period[7:0]* d2_period[7:0]* d1_period[7:0]* d2_period[7:0]* d2_period[7:0]* d1_period[7:0]* d2_period[7:0]* d1_period[7:0]* d1_period[7:0]* d2_period[7:0]* d1_period[7:0]* d2_period[7:0]* d1_period[7:0]* d1_period[7:0]* d2_period[7:0]* d2_period[7:0]* d1_period[7:0]* d2_period[7:0]* d1_period[7:0]*	ttart d[10:0] : Specification (10:0] : Specification (10:0) : Speci	pecifies the row on pecifies the row on all gate on , Specifies the time when the state time when the stat	which the which the fies the tin the ECLK the ECLK veen diffe the VEND the VEND the VEND show the the VEND the veen different to the VEND the veen different the vend	ift_end VEND en e VEND en me when the me of GOA voltage is voltage is ra rent power 0 voltage is ra rent power 0 voltage is ra rent power 0 voltage we roltage is ra rent power	ads. egins. ads. he GOA verthe GO	voltage is a voltage were level GND. k to GND. ck to GND. ck to GNI. low. s.	ill be				



	non-display to display eck_noverlap[3:0]: Specifies the time of eck at Hiz level when state machine change from non-display to display
Restriction	Should set "FF=A5" before configure this registers



6.5.4. GOACLK control(B9h~D1h)

Command	Set	CLKCTRL									
Command	Write/ Read	D 7	D6	D5	D4	D3	D2	D1	D0	Default	
B9h	Write				goa_clk1_	shift[7:0]				82h	
BAh	Write				goa_clk2_	shift[7:0]				81h	
BBh	Write		goa_clk3_shift[7:0]								
BCh	Write		goa_clk4_shift[7:0]								
BDh	Write				goa_clk5_	shift[7:0]				86h	
BEh	Write				goa_clk6_	shift[7:0]				85h	
BFh	Write				goa_clk7_	shift[7:0]				84h	
C0h	Write				goa_clk8_	shift[7:0]				83h	
C1h	Write		clk_gnd1_period[7:0]							0Ah	
C2h	Write		clk_gnd2_period[7:0]							0Ah	
C3h	Write		clk_vci_period[7:0]								
C4h	Write	goa_cl k_tcho p[8]	goa_cl k_tglu e[8]		verlap[1:	:	goa_clk_v	width[3:0]		03h	
C5h	Write				goa_clk_t	chop[7:0]				2Bh	
C6h	Write				goa_clk_t	glue[7:0]				00h	
C7h	Write						duty_bl	ock[3:0]		00h	
C8h (1st Parameter)	Multi-		goa_cl	k1_switcl	n[10:8]		goa_c	lk2_switcl	h[10:8]	22h	
C8h (2 nd Parameter)	W		goa_cl	k3_switcl	n[10:8]		goa_c	lk4_switcl	h[10:8]	22h	
C9h	Write			٤	goa_clk1_s	switch[7:0]]			73h	
CAh	Write			٤	goa_clk2_s	switch[7:0]]			74h	
CBh	Write			٤	goa_clk3_s	switch[7:0]]			75h	
CCh	Write		goa_clk4_switch[7:0]							76h	
CDh (1st Parameter)	Multi-	goa_clk5_switch[10:8] goa_clk6_switch[10:8]							22h		
CDh (2 nd Parameter)	W		goa_cl	k7_switch	n[10:8]		goa_c	lk8_switcl	h[10:8]	22h	




$NV3007\text{-}168RGB\ x428\ dot,\ 262k\text{-}colorTFT\ LCD\ Single\text{-}Chip\ Driver$



6.5.5. GOA RST control(D2h~D9h)

Command	Set		RSTCTRL									
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default		
D2h	Write		goa_rst_shift1[7:0]									
D3h (1st Parameter)	Multi-		goa_rst_shift2[10:8]									
D3h (2 nd Parameter)	W		goa_rst_shift2[7:0]									
D4h	Write				rst_gnd1_1	period[7:0]			0Ah		
D5h	Write				rst_gnd2_ ₁	period[7:0]			0Ah		
D6h	Write				rst_vci_p	eriod[7:0]				0Ah		
D7h (1st Parameter)	Multi-		rst_noverlap[1:0 goa_rst_width1[3:0]									
D7h (2 nd Parameter)	W			1	goa_rst_w	ridth2[7:0]				03h		
D8h (1st Parameter)	16 16							goa_rs t_tcho p1[8]	goa_rs t_tcho p2[8]	00h		
D8h (2 nd Parameter)	Multi- W				goa_rst_tc	chop1[7:0]				56h		
D8h (3 rd Parameter)					goa_rst_tc	chop2[7:0]				00h		
D9h (1st Parameter)	N 10.							goa_rs t_tglue 1[8]	goa_rs t_tglue 2[8]	00h		
D9h (2 nd Parameter)	Multi- W	goa_rst_tglue1[7:0]								2Bh		
D9h (3 rd Parameter)			goa_rst_tglue2[7:0]									







6.5.6. Read ID1(DAh)

Command	l Set	RDID1									
Command	Write/ Read	D7	D7 D6 D5 D4 D3 D2 D1 D0 1								
Parameter	Read		sys_id1[7:0]								
Description	sys_id1[7	7:0]:LCD 1	:LCD module/driver ID.								
Restriction	-										

6.5.7. Read ID2(DBh)

Command	l Set	RDID2									
Command	Write/ Read	D7	D7 D6 D5 D4 D3 D2 D1 D0 I								
Parameter	Read		sys_id2[7:0]								
Description	sys_id2[7	7:0] : LCD	: LCD module/driver ID.								
Restriction	-										



6.5.8. Read ID3(DCh)

Command	l Set	RDID3									
Command	Write/ Read	D7	D7 D6 D5 D4 D3 D2 D1 D0 1								
Parameter	Read		sys_id3[7:0]								
Description	sys_id3[7	7:0] : LCD	: LCD module/driver ID.								
Restriction	-										

6.5.9. Write ID1(DDh)

Command	d Set	WRID1									
Command	Write/ Read	D7	D7 D6 D5 D4 D3 D2 D1 D0 I								
Parameter	Write		sys_id1[7:0]								
Description	sys_id1[7	7:0] : Set the LCD module/driverid1 through the interface.									
Restriction	Should so	Should set "FF=A5" before configure this registers									

6.5.10. Write ID2(DEh)

Command	l Set	WRID2									
Command	Write/ Read	D7	D7 D6 D5 D4 D3 D2 D1 D0 1								
Parameter	Write		sys_id2[7:0]								
Description	sys_id2[7	_id2[7:0] : Set the LCD module/driverid2 through the interface.									
Restriction	Should so	hould set "FF=A5" before configure this registers									

6.5.11. Write ID3(DFh)

Command	l Set	WRID3									
Command	Write/ Read	D7	D7 D6 D5 D4 D3 D2 D1 D0								
Parameter	Write		sys_id3[7:0]								
Description	sys_id3[7	7:0] : Set t	:0] : Set the LCD module/driverid3 through the interface.								
Restriction	Should so	ould set "FF=A5" before configure this registers									




6.6. Description of Private Registers Command 4


6.6.1. Source control(E0h~F2h)

Command	Set				S	OUCTRI				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
E0h	Write	ld_start [8]	ld_end [8]	srcpop _en_st art[8]	srcpop _en_e nd[8]	srcnop _en_st art[8]	srcnop _en_e nd[8]	fr_pre c_start [8]	fr_pre c_end[8]	00h
E1h (1st Parameter)	Multi-		ld_start[7:0]							03h
E1h (2 nd Parameter)	W						sd_bias_	_adj[3:0]		0Ah
E2h	Write			•	ld_enc	[7:0]				04h
E3h	Write			S	rcpop_en_	_start[7:0]				01h
E4h	Write			S	rcpop_en	_end[7:0]				14h
E5h	Write			S	rcnop_en_	_start[7:0]				01h
E6h	Write			S	rcnop_en	_end[7:0]				19h
E7h	Write				fr_prec_s	tart[7:0]				16h
E8h	Write		fr_prec_end[7:0]						29h	
E9h	Write	pol_ctrl	pol_ini t	ofc_ct rl	ofc_in	odd_e ven_ct rl	fr_sd_ en_sta rt[8]	fr_sd_ en_en d[8]	pol_ct rl2	20h
EAh	Write				fr_sd_en_	start[7:0]	l	l		2Bh
EBh	Write				fr_sd_en_	end[7:0]				C1h
ECh	Write	pol_sw itch[8]	be_pre c_start[8]	be_pre c_end[8]	cho	pper_sel[2	2:0]	be_sd _en_st art[8]	be_sd _en_e nd[8]	00h
EDh	Write			<u> </u>	be_prec_s	start[7:0]		<u>I</u>	<u> </u>	07h
EEh	Write				be_prec_	end[7:0]				1Bh
EFh	Write			ł	e_sd_en_	start[7:0]				1Dh
F0h	Write			1	be_sd_en_	end[7:0]				C1h
F1h	Write				pol_swit	ch[7:0]				14h
F2h (1st Parameter)	Multi-		sd_n_e n_opti on	source _prech arge_d isable		ofc_ph ase_sy c	usr_re v	norma l_blac k	pts	68h
F2h (2 nd Parameter)	W		fr_sd_n_en_start[7:0]							1Bh
F2h (3 rd Parameter)				be	e_sd_n_en	_start[7:0]]			0Bh









 $fr_sd_en_start[8:0]: Sets \ the \ starting \ column \ of \ the \ first \ half \ of \ the \ sd_en \ signal.$

 $fr_sd_en_start[8:0]: Sets \ the \ starting \ column \ of \ the \ first \ half \ of \ the \ sd_en \ signal.$

pol_switch[8:0]: Set the POL signal conversion location.

be_prec_start[8:0]: Sets the starting column of the last half row of the prec signal.

be_prec_end[8:0]: Sets the end column of the last half row prec signal.

chopper_sel[2:0]: Select the mode of ofc signal.

chopper_sel[2:0]	chopper mode
000	2 frames
001	2 frames + 1 line
010	2 frames + 2 line
011	2 frames + 4 line
100	always Low
101	always High
others	2 frames



be sd en start[8:0]: Sets the starting column of the last half row of the sd en signal. be sd en end[8:0]: Sets the end column of the last half row sd en signal. sd n en option: The option of the sd n en's rising edge "0": Align with sd_p_en "1": The rising edge of sd n en is configured independently source_precharge_disable : Whether to disable the precharge function during frame inversion "0": enable the precharge function during frame inversion "1": disable the precharge function during frame inversion ofc phase syc: The option of phase relation between p ofc and n ofc "0": Same phase "1": Inverting phase usr rev: Whether to reverse the display data by bit "0": no reverse the display data by bit "1": reverse the display data by bit normal black: Select whether the screen is always white or always black. pts: Determine source output in a non-display area in the partial display mode. fr_sd_n_en_start[8:0]: Sets the starting column of the last half row of the sd_n_en signal. be sd n en start[8:0]: Sets the end column of the last half row of the sd n en signal. precharge gray[5:0]: The precharge grayscale value when enable the precharge function during frame inversion Restriction Should set "FF=A5" before configure this registers



6.6.2. CP test 1(F4h)

Command	Command Set			CPTEST1								
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default		
Parameter	Write								clear_ cmd	00h		
Description	clear_cm "0": dis "1": en	sable	signal for	writing a	ll pixels da	ata throug	h registers	, and dis	play by cr	nd F5h		
Restriction	Should so	et "FF=A5	5" before c	onfigure 1	this registe	ers						

6.6.3. CP test 2(F5h)

Command	l Set					CPTEST	2			
Command	Write/ Read	D 7	D6	D5	Default					
1 st Parameter	3.6.1.1			clear_dat_r[5:0]						00h
2 nd Parameter	Multi- W			clear_dat_g[5:0]						
3 rd Parameter						clear_da	t_b[5:0]			00h
Description	clear_dat	_g[5:0] : g	5:0] : red subpixel data setting [5:0] : green subpixel data setting [5:0] : blue subpixel data setting							
Restriction	Should so	et "FF=A5	" before o	configure 1	his registe	ers				



6.6.4. FSM Control(F9h)

Commar	nd Set					FSMCTF	RL .			
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
Parameter	Write			clear_ 2fram e_disa ble	1		poff_x on_dis able	disp_b lk_lvd _en	wait_d isp_di sable	12h
Description	"1": Th poff_xon_ "0": all "1": all disp_blk_l DISP_BLI "0": Di	c two frame e commandisable: all gate on is gate on is vd_en: VC sable the fable the fable: Vable	nes and example is displayed by disabled whether to function	it CLEAR ayed until enable sign when GOA when GOA o enable	the power nal A is power A is power the LVD	r-off comm d off norn rd off norn monitor	nand is ex nally nally	ecuted		nachine is
Restriction	Should set	Should set "FF=A5" before configure this registers								



6.6.5. Pad control (FBh)

Command	l Set	PADCTRL									
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default	
Parameter	Write	atest_e n	osc_te st_oe							00h	
Description	_	en : Whether to enable the osc_clk dichotomal signal. st_oe :osc div test output enable.									
Restriction	Should so	et "FF=A5	" before o	configure t	this registe	ers					

6.6.6. RDSTATE(FCh)

Command	nmand Set RDSTA					RDSTAT	TE				
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	Default		
Parameter	Read						cı	cur_state[2:0]			
Description	cur_state	[2:0] : Ge	[0]: Gets the current state information of the state machine.								
Restriction	-										




6.6.7. Read power status(FDh)

Command	l Set	RD_PWR_STATUS								
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter	Multi-					gam_e n	vref_e n	vdds_ en	gam_r ef_en	/
2 nd Parameter	R					vgl_en	vgh_e n	ddvdl _en	ddvdh _en	/
Description	Reading	this addres	ss will feto	h internal	power in	formation.				
Restriction	-									



7. OTP Programming Flow





8. Electrical Characteristics

8.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When NV3007 is used out of the absolute maximum ratings, NV3007 may be permanently damaged. To use NV3007 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, NV3007 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3~+4.6
Supply voltage(Logic)	IOVCC	V	-0.3~+4.6
Supply voltage(Digital)	DVDD	V	-0.3~+2.0
Driver supply voltage	VGH-VGL	V	-0.3~+32.0
Logic input voltage range	VIN	V	-0.3~IOVCC+0.3
Logic output voltage range	VO	V	-0.3~IOVCC+0.3
Operation temperature	Topr	°C	-35~+85
Storage temperature	Tstg	℃	-40~+100

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Figure 8-1 Absolute Maximum Ratings



8.2. DC Characteristics

General DC Characteristics

Item	Symbol	Unit	Condition	Min.	Тур.	Max.	Note
		'	Power and Operation Volta	age			
Analog Operating Voltage	VCI	V	Operating voltage	2.8	3.3	3.6	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.8	3.3	3.6	Note2
Digital Operating voltage	DVDD	V	Digital supply voltage	-	1.55	-	Note2
Gate Driver High Voltage	VGH	V	-	12.0	-	15.5	Note3
Gate Driver Low Voltage	VGL	V	-	-9.0	-	-12.5	Note3
Driver Supply Voltage	-	V	VGH-VGL	21	-	28	Note3
			Input and Output				
Logic High Level Input Voltage	VIH	V	-	0.7* IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	IGND	-	0.3* IOVCC	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8* IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	IGND	-	0.2* IOVCC	Note1,2,3
Logic High Level Input Current	ІІН	uA	-	-	-	1	Note1,2,3
Logic Low Level Input Current	IIL	uA	-	-1	-	-	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or IGND	-0.1	-	+0.1	Note1,2,3
	- ·		Source Driver	•		•	
Source Output Range	Vsout	V	-	GVCL	-	GVDD	Note4
Output Offset Voltage	Voffset	mV	-	-	-	35	Note5

Figure 8-2 General DC Characteristics

Note 1: IOVCC=1.8 to 3.6V, VCI=2.8 to 3.6V, GND=IGND=0V, Ta=-30 to 85 °C

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.

Note3: CSX, D/CX, RESX, SDA, SDA2, SDA3, SCL, IM1,IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

Note5: The Max. Value is between measured point of source output and gamma setting value.



8.3. AC Characteristics

8.3.1. Display Serial Interface Timing Characteristics (3-line SPI system)




Figure8-3-1 3-line serial Interface Timing Characteristics

Signal	Symbol	Parameter	min	max	Unit
	tscycw	Serial Clock Cycle (Write)	10	-	ns
	tshw	SCL "H" Pulse Width (Write)	5	-	ns
SCL	tslw	SCL "L" Pulse Width (Write)	5	-	ns
	tscycr	Serial Clock Cycle (Read)	150	-	ns
	tshr	SCL "H" Pulse Width (Read)	60	-	ns
	tslr	SCL "L" Pulse Width (Read)	60	-	ns
SDA	tsds	Data setup time (Write)	5	-	ns
(Input)	tsdh	Data hold time (Write)	5	-	ns
SDA (Output)	tacc	Access time (Read)	10	50	ns
	tscc	SCL-CSX Time	65	-	ns
CSX	tchw	CSX "H" Pulse Width	40	-	ns
	tess	CON COL T.	15	-	ns
	tcsh	CSX-SCL Time	15	-	ns

Note: Ta =25 °C, IOVCC= 1.8V~3.6V, VCI=2.8V~3.6V, GND=IGND=0V

Table 8-3-1 3-line serial Interface Characteristics



8.3.2. Display Serial Interface Timing Characteristics (4-line SPI system)




Figure 8-3-2 4-line serial Interface Timing Characteristics

Signal	Symbol	Parameter	min	max	Unit
CSX	tess	Chip select time (Write)	15	-	ns
CSA	tesh	Chip select hold time (Read)	15	-	ns
	twc	Serial Clock Cycle (Write)	10	-	ns
	twrh	SCL "H" Pulse Width (Write)	5	-	ns
CCI	twrl	SCL "L" Pulse Width (Write)	5	-	ns
SCL	trc	Serial Clock Cycle (Read)	150	-	ns
	trdh	SCL "H" Pulse Width (Read)	60	-	ns
	trdl	SCL "L" Pulse Width (Read)	60	-	ns
D/CX	tas	D/CX setup time	5	-	ns
D/CX	tah	D/CX hold time (Write/Read)	5	-	ns
SDA	tds	Data setup time (Write)	10	-	ns
(Input)	tdh	Data hold time (Write)	10	-	ns
SDA (Output)	tacc	Access time (Read)	10	50	ns

Note: Ta =25 °C, IOVCC= 1.8V~3.6V, VCI=2.8V~3.6V, GND=IGND=0V

Table 8-3-2 4-line serial Interface Characteristics



8.3.3. Display Serial Interface Timing Characteristics (4-line QSPI system)




Figure 8-3-3 4-line QSPI Interface Timing Characteristics

Signal	Symbol	Parameter	min	max	Unit
SCL	tscycw	Serial Clock Cycle (Write)	19	-	ns
	tshw	SCL "H" Pulse Width (Write)	9.5	-	ns
	tslw	SCL "L" Pulse Width (Write)	9.5	-	ns
	tscycr	Serial Clock Cycle (Read)	150	-	ns
	tshr	SCL "H" Pulse Width (Read)	60	-	ns
	tslr	SCL "L" Pulse Width (Read)	60	-	ns
SDA (Input)	tsds	Data setup time (Write)	9.5	-	ns
	tsdh	Data hold time (Write)	9.5	-	ns
DCX	tsds	Data setup time (Write)	9.5	-	ns
	tsdh	Data hold time (Write)	9.5	-	ns
SDA2	tsds	Data setup time (Write)	9.5	-	ns
	tsdh	Data hold time (Write)	9.5	-	ns
SDA3	tsds	Data setup time (Write)	9.5	-	ns
	tsdh	Data hold time (Write)	9.5	-	ns
SDA (Output)	tacc	Access time (Read)	10	50	ns
CSX	tscc	SCL-CSX Time	65	-	ns
	tchw	CSX "H" Pulse Width	10	-	ns
	tess	CSX-SCL Time	33	-	ns
	tcsh		33	-	ns

Note: Ta =25 °C, IOVCC= 1.8V~3.6V, VCI=2.8V~3.6V, GND=IGND=0V

Table 8-3-3 4-line QSPI Interface Characteristics





9. GENERATION REVISION HISTORY

REV.	EFFECTIVE DATE	DESCRIPTION OF CHANGES	PREPAREDBY
1.0	2024-6-19	First Release	qizhang