

# The Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V

Christopher Celio, Palmer Dabbelt, David Patterson, Krste Asanović

Department of Electrical Engineering and Computer Sciences, University of California, Berkeley  
celio@eecs.berkeley.edu

**Abstract**—This report makes the case that a well-designed Reduced Instruction Set Computer (RISC) can match, and even exceed, the performance and code density of existing commercial Complex Instruction Set Computers (CISC) while maintaining the simplicity and cost-effectiveness that underpins the original RISC goals [12].

We begin by comparing the dynamic instruction counts and dynamic instruction bytes fetched for the popular proprietary ARMv7, ARMv8, IA-32, and x86-64 Instruction Set Architectures (ISAs) against the free and open RISC-V RV64G and RV64GC ISAs when running the SPEC CINT2006 benchmark suite. RISC-V was designed as a very small ISA to support a wide range of implementations, and has a less mature compiler toolchain. However, we observe that on SPEC CINT2006 RV64G executes on average 16% more instructions than x86-64, 3% more instructions than IA-32, 9% more instructions than ARMv8, but 4% fewer instructions than ARMv7.

CISC x86 implementations break up complex instructions into smaller internal RISC-like *micro-ops*, and the RV64G instruction count is within 2% of the x86-64 retired micro-op count. RV64GC, the compressed variant of RV64G, is the densest ISA studied, fetching 8% fewer dynamic instruction bytes than x86-64. We observed that much of the increased RISC-V instruction count is due to a small set of common multi-instruction idioms.

Exploiting this fact, the RV64G and RV64GC effective instruction count can be reduced by 5.4% on average by leveraging *macro-op fusion*. Combining the compressed RISC-V ISA extension with macro-op fusion provides both the densest ISA and the fewest dynamic operations retired per program, reducing the motivation to add more instructions to the ISA. This approach retains a single simple ISA suitable for both low-end and high-end implementations, where high-end implementations can boost performance through microarchitectural techniques.

Compiler tool chains are a continual work-in-progress, and the results shown are a snapshot of the state as of July 2016 and are subject to change.

## I. INTRODUCTION

The Instruction Set Architecture (ISA) specifies the set of instructions that a processor must understand and the expected effects of each instruction. One of the goals of the RISC-V project was to produce an ISA suitable for a wide range of implementations from tiny microcontrollers to the largest supercomputers [14]. Hence, RISC-V was designed with a much smaller number of simple standard instructions compared to other popular ISAs, including other RISC-inspired ISAs. A simple ISA is clearly a benefit for a small resource-constrained microcontroller, but how much performance is lost for high-performance implementations by not supporting the numerous instruction variants provided by popular proprietary ISAs?

A casual observer might argue that a processor's performance increases when it executes fewer instructions for a given

program, but in reality, the performance is more accurately described by the Iron Law of Performance [8]:

$$\frac{\text{seconds}}{\text{program}} = \frac{\text{cycles}}{\text{instruction}} * \frac{\text{seconds}}{\text{cycle}} * \frac{\text{instructions}}{\text{program}}$$

The ISA is just an abstract boundary; behind the scenes the processor may choose to implement instructions in any number of ways that trade off  $\frac{\text{cycles}}{\text{instruction}}$ , or *CPI*, and  $\frac{\text{seconds}}{\text{cycle}}$ , or *frequency*.

For example, a fairly powerful x86 instruction is the *repeat move* instruction (*rep movs*), which copies *C* bytes of data from one memory location to another:

```
// psuedo code for a 'repeat move' instruction
for (i=0; i < C; i++)
    d[i] = s[i];
```

Implementations of the x86 ISA break up the *repeat move* instruction into smaller operations, or *micro-ops*, that individually perform the required operations of loading the data from the old location, storing the data to the new location, incrementing the address pointers, and checking to see if the end condition has been met. Therefore, a raw comparison of instruction counts may hide a significant amount of work and complexity to execute a particular benchmark.

In contrast to the process of generating many micro-ops from a single ISA instruction, several commercial micro-processors perform *macro-op fusion*, where several ISA instructions are fused in the decode stage and handled as one internal operation. As an example, compare-and-branch is a very commonly executed idiom, and the RISC-V ISA includes a full register-register magnitude comparison in its branch instructions. However, both ARM and x86 typically require two ISA instructions to specify a compare-and-branch. The first instruction performs the *comparison* and sets a condition code, and the second instruction performs the *jump-on-condition-code*. While it would seem that ARM and x86 would have a penalty of one additional instruction on nearly every loop compared to RISC-V, the reality is more complicated. Both ARM and Intel employ the technique of macro-op fusion, in which the processor front-end detects these two-instruction compare-and-branch sequences in the instruction stream and “fuses” them together into a single *macro-op*, which can then be handled as a single compare-and-branch instruction by the processor back-end to reduce the effective dynamic instruction count.<sup>1</sup>

<sup>1</sup>The reality can be even more complicated. Depending on the micro-architecture, the front-end may fuse the two instructions together to save decode, allocation, and commit bandwidth, but break them apart in the execution pipeline for critical path or complexity reasons [6].

Macro-op fusion is a very powerful technique to lower the effective instruction count. One of the main contributions of this report is to show that macro-op fusion, in combination with the existing compressed instruction set extensions for RISC-V, can provide the effect of a richer instruction set for RISC-V without requiring any ISA extensions, thus enabling support for both low-end implementations and high-end implementations from a single simple common code base. The resulting ISA design can provide both a low number of effective instructions executed and a low number of dynamic instruction bytes fetched.

## II. METHODOLOGY

In this section, we describe the benchmark suite and methodology used to obtain **dynamic instruction counts, dynamic instruction bytes, and effective instructions executed for the ISAs under consideration.**

### A. SPEC CINT2006

We used the SPEC CINT2006 benchmark suite [9] for comparing the different ISAs. SPECInt2006 is composed of 35 different workloads across 12 different benchmarks with a focus on desktop and workstation-class applications such as compilation, simulation, decoding, and artificial intelligence. These applications are largely CPU-intensive with working sets of tens of megabytes and a required total memory usage of less than 2GB.

### B. GCC Compiler

We used GCC for all targets as it is widely used and the only compiler available for all systems. Vendor-specific compilers will surely provide different results, but we did not analyze them here. All benchmarks were compiled using the latest GNU gcc 5.3 with the parameters shown in Table I. The 400.perlbench benchmark requires specifying `-std=gnu98` to compile under gcc 5.3. We used the Speckle suite to compile and execute SPECInt using reference inputs to completion [2]. The benchmarks were compiled *statically* to make it easier to analyze the binaries. Unless otherwise specified, data was collected using the **perf** utility [1] while running the benchmarks on native hardware.

### C. RISC-V RV64

The RISC-V ISA is a free and open ISA produced by the University of California, Berkeley and first released in 2010 [3]. For this report, we will use the standard RISC-V RV64G ISA variant, which contains all ISA extensions for executing 64-bit “general-purpose” code [14]. We will also explore the “C” Standard Extension for Compressed Instructions (RVC). All instructions in RV64G are 4-bytes in size, however, the C extension adds 2-byte forms of the most common instructions. The resulting RV64GC ISA is very dense, both statically and dynamically [13].

We cross-compiled **RV64G and RV64GC** benchmarks using the compiler settings shown in Table I. The RV64GC benchmarks were built using a compressed glibc library.

The benchmarks were then executed using the **spike** ISA simulator running on top of Linux version 3.14, which was compiled against version 1.7 of the RISC-V privileged ISA. A side-channel process grabbed the retired instruction count at the beginning and end of each workload. We did not analyze RV32G, as there does not yet exist an RV32 port of the Linux operating system.

For the 483.xalancbmk benchmark, 34% of the RISC-V instruction count is taken up by an OS kernel spin-loop waiting on the test-harness I/O. These instructions are an artifact of our testing infrastructure and were removed from any further analysis.

### D. ARMv7

The 32-bit ARMv7 benchmarks were compiled and executed on an Samsung Exynos 5250 (Cortex A-15). The `march=native` flag resolves to the ARMv7ve ISA and the `mtune=native` flag resolves to the cortex-a15 processor.

### E. ARMv8

The 64-bit ARMv8 benchmarks were compiled and executed on a Snapdragon 410c (Cortex A-53). The `march` flag was set to the ARMv8-a ISA and the `mtune` flag was set to the cortex-a53 processor. The errata flags for `-mfix-cortex-a53-835769` and `-mfix-cortex-a53-843419` are set. The 1GB of RAM on the 410c board is not sufficient to run some of the workloads from 401.bzip2, 403.gcc, and 429.mcf. To manage this issue, we used a swapfile to provide access to a larger pool of memory and only measured user-level instruction counts for the problematic workloads.

### F. IA-32

The architecture targeted is the i686 architecture and was compiled and executed on an Intel Xeon E5-2667v2 (Ivy Bridge).

### G. x86-64

The x86-64 benchmarks were compiled and executed on an Intel Xeon E5-2667v2 (Ivy Bridge). The `march` flag resolves to the `ivybridge` ISA.

### H. Instruction Count Histogram Collection

Histograms of the instruction counts for RV64G, RV64GC, and x86-64 were collected allowing us to more easily compare the hot loops across ISAs. We were also able to compute the dynamic instruction bytes by cross-referencing the histogram data with the static objdump data. x86-64 histograms were collected by writing a histogram-building tool for the Intel Pin dynamic binary translation tool [11]. Histograms for RV64G and RV64GC were collected using an existing histogram tool built into the RISC-V **spike** ISA simulator.

TABLE I: Compiler options for gcc 5.3.

ISA	compiler	flags
RV64G	riscv64-unknown-gnu-linux-g++	-O3 -static
RV64GC	riscv64-unknown-gnu-linux-g++	-O3 -mrvc -mno-save-restore -static
IA-32	g++-5	-O3 -m32 -march=ivybridge -mtune=native -static
x86-64	g++-5	-O3 -march=ivybridge -mtune=native -static
ARMv7ve	g++	-O3 -march=armv7ve -mtune=cortex-a15 -static
ARMv8-a	g++-5	-O3 -march=armv8-a -mtune=cortex-a53 -static -mfix-cortex-a53-835769 -mfix-cortex-a53-843419

### I. SIMD ISA Extensions

Although a vector extension is planned for RISC-V, there is no existing vector facility. To compare against the scalar RV64G ISA, we verified that the ARM and x86 code were compiled in a manner that generally avoided generating any SIMD or vector instructions for the SPECInt2006 benchmarks. An analysis of the x86-64 histograms showed that, with the exception of the `memset` routine in `403.gcc` and a `strcmp` routine in `471.omnetpp`, no SSE instructions were generated that appeared in the 80% most executed instructions.

To further reinforce this conclusion, we built a gcc and glibc x86-64 toolchain that explicitly forbade MMX and AVX extensions. Vectorization analysis was also disabled. The resulting instruction counts for SPECInt2006 were virtually unchanged.

Although the MMX and AVX extensions may be disabled in gcc, it is not possible to disable SSE instruction generation as it is a mandatory part of the x86-64 floating point ABI. However, we note that the only significant usage of SSE instructions were 128-bit SSE stores found in the `memset` routine in `403.gcc` ( $\approx 20\%$ ) and a very small usage ( $< 2\%$ ) of packed SIMD found in `strcmp` in `471.omnetpp`.

## III. RESULTS

All comparisons between ISAs in this report are based on the **geometric mean** across the 12 SPECInt2006 benchmarks.

### A. Instruction Counts

TABLE II: Total dynamic instructions normalized to x86-64.

benchmark	x86-64 micro-ops	x86-64	IA-32	ARMv7	ARMv8	RV64G	RV64GC+ fusion
400.perlbench	1.13	1.00	1.04	1.16	1.07	1.17	1.14
401.bzip2	1.12	1.00	1.05	1.04	1.03	1.33	1.08
403.gcc	1.19	1.00	1.03	1.29	0.97	1.36	1.34
429.mcf	1.04	1.00	1.07	1.19	1.02	0.94	0.93
445.gobmk	1.11	1.00	1.00	1.19	1.10	1.18	1.11
456.hmm	1.47	1.00	1.19	1.45	1.21	1.16	1.16
458.sjeng	1.07	1.00	1.06	1.22	1.12	1.29	1.16
462.libquantum	0.88	1.00	1.62	1.38	0.95	0.83	0.83
464.h264ref	1.47	1.00	1.03	1.17	1.14	1.64	1.46
471.omnetpp	1.24	1.00	1.20	1.08	0.98	1.05	1.03
473.astar	1.04	1.00	1.11	1.17	1.05	0.99	0.89
483.xalancbmk	1.07	1.00	1.10	1.18	1.05	1.15	1.14
geomean	1.14	1.00	1.12	1.21	1.06	1.16	1.09

As shown in Figure 1 (and Table II), RV64G executes 16% more instructions than x86-64, 3% more instructions than

IA-32, 9% more instructions than ARMv8, and 4% fewer instructions than ARMv7. The raw instruction counts can be found in Figure VI.

### B. Micro-op Counts

The number of x86-64 *retired micro-ops* was also collected and is reported in Figure 1. On average, the Intel Ivy Bridge processor used in this study emitted **1.14 micro-ops per x86-64 instruction**, which puts the RV64G instruction count within 2% of the x86-64 *retired micro-op* count.

### C. Dynamic Instruction Bytes

TABLE III: Total dynamic bytes normalized to x86-64.

benchmark	x86-64	ARMv7	ARMv8	RV64G	RV64GC
400.perlbench	1.00	1.21	1.11	1.22	0.92
401.bzip2	1.00	1.07	1.07	1.38	1.06
403.gcc	1.00	1.40	1.05	1.47	1.03
429.mcf	1.00	1.40	1.20	1.11	0.83
445.gobmk	1.00	1.18	1.09	1.17	0.87
456.hmm	1.00	1.41	1.18	1.13	0.90
458.sjeng	1.00	1.19	1.09	1.25	0.92
462.libquantum	1.00	1.90	1.30	1.14	0.82
464.h264ref	1.00	1.14	1.12	1.61	1.28
471.omnetpp	1.00	1.17	1.06	1.13	0.79
473.astar	1.00	1.22	1.10	1.03	0.82
483.xalancbmk	1.00	1.28	1.14	1.24	0.91
geomean	1.00	1.28	1.12	1.23	0.92

The total dynamic instruction bytes fetched is reported in Figure 2 (and Table III). RV64G, with its fixed 4-byte instruction size, fetches 23% more bytes per program than x86-64. Unexpectedly, **x86-64 is not very dense, averaging 3.71 bytes per instruction** (with a standard deviation of 0.34 bytes). Like RV64G, both ARMv7 and ARMv8 use a fixed 4-byte instruction size.

Using the RISC-V “C” Compressed ISA extension, RV64GC fetches 8% fewer dynamic instruction bytes relative to x86-64, with an average of 3.00 bytes per instruction. There are only three benchmarks (401.bzip2, 403.gcc, 464.h264ref) where RV64GC fetches more dynamic bytes than x86-64, and two of those three benchmarks make heavy use of `memset` and `memcpy`. RV64GC also fetches considerably fewer bytes than either ARMv7 or ARMv8.

## IV. DISCUSSION

We discuss briefly the three outliers where RISC-V performs poorly, as well as general trends observed across all of the




Fig. 1: The total dynamic instruction count is shown for each of the ISAs, normalized to the x86-64 instruction count. The x86-64 retired micro-op count is also shown to provide a comparison between x86-64 instructions and the actual operations required to execute said instructions. By leveraging macro-op fusion (in which some common multi-instruction idioms are combined into a single operation), the “effective” instruction count for RV64GC can be reduced by 5.4%.




Fig. 2: Total dynamic bytes normalized to x86-64. RV64G, ARMv7, and ARMv8 use fixed 4 byte instructions. x86-64 is a variable-length ISA and for SPECInt averages 3.71 bytes / instruction. RV64GC uses two byte forms of the most common instructions allowing it to average 3.00 bytes / instruction.

benchmarks for RISC-V code. A more detailed analysis of the individual benchmarks can be found in the Appendix.

**401.bzip2:** Array indexing is implemented using *unsigned int* (32-bit) variables. This represents a case of **poor coding style**, as the C code should have been written to use the standard `size_t` type to allow portability to different address widths. Because RV64G lacks unsigned arithmetic operations on sub-register-width types, and the RV64G ABI behavior is to sign-extend all 32-bit values into signed 64-bit registers, a two-instruction idiom is required to clear the upper 32-bits when compiler analysis cannot guarantee that the high-order bits are not zero.

**403.gcc:** 30% of the RISC-V instruction count is taken up by a **memset** loop. x86-64 utilizes a `movdqa` instruction

(aligned double quad-word move, i.e., a 128-bit store) and a four-way unrolled loop to move 64 bytes in 7 instructions versus RV64G’s 4 instructions to move 16 bytes.

**464.h264ref:** 25% of the RISC-V instruction count is taken up by a **memcpy** loop. Those 21 RV64G instructions together account for 1.1 trillion fetches, compared to a single x86-64 “repeat move” instruction that is executed 450 billion times.

#### Remaining benchmarks

Consistent themes of the remaining benchmarks are as follows:

- RISC-V’s fused **compare-and-branch** instruction allows it to execute typical loops using one less instruction compared to the ARM and x86 ISAs, both of which separate out the comparison and the jump-on-condition




Fig. 3: Cumulative distribution function for the 100 most frequent RISC-V instructions of each of the 35 SPECInt workloads. Each line corresponds to one of the 35 SPECInt workloads. Some SPECInt benchmarks only have one workload. A (\*) marker denotes the start of a new contiguous instruction sequence (that ends with a taken branch).



into two distinct instructions.

- **Indexed loads** are an extremely common idiom. Although x86-64 and ARM implement indexed loads (register+register addressing mode) as a single instruction, RISC-V requires up to three instructions to emulate the same behavior.



In summary, when RISC-V is using fewer instructions relative to other ISAs, the code likely contains a significant number of **branches**. When RISC-V is using more instructions, it is often due to a significant number of **indexed memory operations**, unsigned integer array indexing, or library routines such as `memset` or `memcpy`.

We note that both `memcpy` and `memset` are ideal candidates for vectorization, and that **some** of the other indexed memory operations can be **subsumed** into vector memory load and store instructions when the RISC-V vector extension becomes available. However, in this report we focus on making improvements to a purely scalar RISC-V implementation.

## V. A DEVIL'S ARGUMENT: ADD INDEXED LOADS TO RISC-V?

The indexed load is a common idiom for `array[offset]`. Given the data discussed previously, it is tempting to ponder the addition of indexed loads to RISC-V.

```
// rd = array[offset]
// where rs1 = &(array), rs2 = offset
add rd, rs1, rs2
ld rd, 0(rd)
```

A simple indexed load fulfills a number of requirements of a RISC instruction:

- reads two source registers
- writes one destination register
- performs only one memory operation
- fits into a 4-byte instruction
- has the same side-effects as the existing load instruction

This is a common instruction in other ISAs. For example, ARM calls this a “load with register offset” and includes a small *shift* to scale the offset register into a data-type aligned offset:<sup>2</sup>

```
// if (cond) Rt = mem[Rn +/- (Rm << shift)]
LDR{type}{cond} Rt, [Rn +/- Rm {, shift}]
```

ARM also includes post- and pre-indexed versions that increment the base address register which requires an additional write port on the register file.



<sup>2</sup>Despite the claims that **ARM is a RISC ISA** (it's literally the 'R' in their name, after all!), ARM's *load with register offset* (LDR) is just one example of how CISC-y ARM can be. The LDR with *pre/post-indexing* instruction can be masked off by a condition, it can perform up to two separate memory loads to two different registers, it can modify the base address source register, and it can throw exceptions. Better yet, LDR can write to the PC register in ARMv7 (and earlier) and thus turn the LDR into a (conditional) branch instruction that can even change the ISA mode! In other words, a single post-indexed LDR instruction using the stack pointer as the base address and writing to multiple registers, one of which is the PC, can be used to implement a *stack-pop* and *return from function call*.

The x86 ISA provides indexed loads that include both the scaling shift and an immediate offset:

```
// rsi = mem[rdx + rax*n + b]
mov b(%rdx,%rax,n),%rsi
```



## VI. THE ANGELIC RESPONSE: USE MACRO-OPERATION!

While the indexed load is perhaps a compelling addition to a RISC ISA, the same effect can be obtained using the RISC-V “C” Compressed Extension (RVC) coupled with macro-op fusion. **Given the usage of RVC, the indexed load idiom in RISC-V becomes a two×two-byte instruction sequence.** This sequence can be fused in the processor front-end to effect the same outcome as having added 4-byte indexed loads to RISC-V proper.



There are other reasons to **eschew** indexed loads in the ISA. First, it would be odd to not maintain symmetry by also adding an indexed store instruction.<sup>3</sup> Indeed, the `gcc` compiler assumes that loads and stores utilize the same addressing modes. Unfortunately, while indexed loads can be quite simple and cheap, indexed stores require a third register read port to access the store data. For RISC-V, indexed stores would be the first and only three-operand integer instruction.

The rest of this section will explore macro-op fusion and measure the potential reduction in “effective” instruction counts.

### A. Fusion Pair Candidates

The following idioms are additional good candidates for macro-op fusion. Note that for macro-op fusion to take place, the first instruction's destination register must be clobbered by the subsequent instruction in the idiom such that only a single architectural register write is observed. Also note that the RVC compressed ISA is not necessary to utilize macro-op fusion: a pair of 4-byte instructions (or even a 2-byte and a 4-byte pair) can be fused with the same benefits.

#### Load Effective Address (LEA)

The LEA idiom computes the effective address of a memory location and places the address into a register. The typical use-case is an array offset that is 1) shifted to a data-aligned offset and then 2) added to the array's base address.

```
// &(array[offset])
slli rd, rs1, {1,2,3}
add rd, rd, rs2
```

#### Indexed Load

The Indexed Load idiom loads data from an address computed by summing two registers.

```
// rd = array[offset]
add rd, rs1, rs2
ld rd, 0(rd)
```

This pattern can be combined with the LEA idiom to form a single three-instruction fused indexed load:

<sup>3</sup>The Intel i860 [10] took the asymmetric approach of only adding register indexing to loads and only supporting post-increment addressing for stores and floating-point memory operations.

```
// rd = array[offset]
slli rd, rs1, {1,2,3}
add rd, rd, rs2
ld rd, 0(rd)
```

### Clear Upper Word

The Clear Upper Word idiom zeros the upper 32-bits of a 64-bit register. This often occurs when software is written using unsigned int as an array index variable; the compiler must clear the upper word to avoid potential overflow issues.<sup>4</sup>

```
// rd = rs1 & 0xffffffff
slli rd, rs1, 32
srli rd, rd, 32
```

We also measure the occurrences of the Clear Upper Word idiom followed by a small left shift by a few bits for aligning the register to a particular data offset size, which appears as follows in assembly code:

```
slli rd, rs1, 32
srli rd, rd, {29,30,31,32}
```

### Load Immediate Idioms (LUI-based idioms)

The *load upper immediate* (LUI) instruction is used to help construct immediate values that are larger than the typical 12 bits available to most RISC-V instructions. There are two particular idioms worth discussing. The first loads a 32-bit immediate into a register:

```
// rd = imm[31:0]
lui rd, imm[31:12]
addi rd, rd, imm[11:0]
```

Although the most common form is LUI/ADDI, it is perfectly reasonable to fuse any integer register-immediate instruction that follows a LUI instruction.

The second LUI-based idiom loads a value in memory statically addressed by a 32-bit immediate:

```
// rd = *(imm[31:0])
lui rd, imm[31:12]
ld rd, imm[11:0](rd)
```

Both of these LUI-based idioms are fairly trivial additions to any RISC pipeline. However, we note that their appearance in SPECint is less than 1% and so we do not explore them further in this report.

### Load Global (and other AUIPC-based idioms)

The AUIPC instruction adds an immediate to the current PC address. Although similar to the use of the LUI instruction, AUIPC allows for accessing data at arbitrary locations.

```
// ld rd, symbol[31:0]
auipc rd, symbol[31:12]
ld rd, symbol[11:0](rd)
```

AUIPC is also used for jumping to routines more than 1 MB in distance (AUIPC+JALR). However, the AUIPC instruction is executed incredibly rarely in SPECint2006 given our compiler options in Table I, and so AUIPC idioms are not

<sup>4</sup>RISC-V matches the behavior of MIPS and Alpha. Registers hold signed values, but software must clear the high 32-bits when using an unsigned 32b to access an array. ARMv8 can perform such accesses in a single instruction, as it uses the register specifiers w0-w30 to access the bottom 32-bits of its 64-bit integer registers: (e.g., `ldr w0, [x0, w1, uxtw 2]`).

explored in this report. They will occur more frequently in dynamically linked code.

We note also that the RISC-V manual for the “M” multiply-divide extension already indicates several idioms for multiply/divide instruction pairings to enable microarchitectural fusing for wide multiplies, to return both high and low words of a product in one multiply, and for division, to return both quotient and remainder from one division operation.

### B. Results of Macro-op Fusion

Using the histogram counts and disassembly data from RV64GC executions, we computed the number of macro-op fusion opportunities available to RISC-V processors. This was a two-step process. The first step was to automatically parse the instruction loops for fusion pairs. However, as the RISC-V gcc compiler is not aware of macro-op fusion, this automated process only finds macro-op fusion pairs that exist serendipitously. The second step was to manually analyze the 80% most-executed loops of all 35 workloads for any remaining macro-op fusion opportunities. The typical scenario involved the compiler splitting apart potential fusion pairs with an unrelated instruction or allocating a destination register that failed to clobber the side-effect of the first instruction in the idiom pair. This latter scenario required verifying that a clobber could have been safely performed:

```
1 add a4, a4, a5
2 ld a3, 0(a4)
3 li a4, 1
```

Code 1: A potential macro-op fusion opportunity from 403.gcc ruined by oblivious register allocation. As the `ld` is the last reader of `a4` it can safely clobber it.

As 57% of fusion pairs were found via the manual process, compiler optimizations will be required to take full advantage of macro-op fusion in RISC-V.

Figure 1 shows the results of RV64GC macro-op fusion relative to the other ISA instruction counts. Macro-op fusion enables a 5.4% reduction in *effective* instructions, allowing RV64GC to execute 4.2% fewer operations relative to x86-64’s *micro-op* count.

Table IV shows the breakdown of the different SPECint2006 workloads and the profitability of different idioms. Although macro-op fusion provides an average of 5.4% reduction in effective instructions (in other words, 10.8% of instructions are part of a fusion pair), the variance between benchmarks is significant: half of the benchmarks exhibit less than 2% reduction while three experience a roughly 10% reduction and 401.bzip2 experiences a nearly 20% reduction.

### C. A Design Proposal: Adding Macro-op Fusion to the Berkeley Rocket in-order core

Macro-op fusion is not only a technique for high-performance super-scalar cores. Even single-issue cores with no compressed ISA support like the RV64G 5-stage Rocket processor [4] can benefit. To support macro-op fusion, Rocket

TABLE IV: RISC-V RV64 Macro-op Fusion Opportunities.

benchmark	macro-op to instruction ratio	% reduction in effective instruction count		
		indexed load (add, ld)	clear upper word (slli, srli)	load effective address (slli, add)
400.perlbench	0.97	1.27	0.12	1.59
401.bzip2	0.81	8.55	5.58	4.67
403.gcc	0.99	0.64	0.31	0.49
429.mcf	0.99	0.38	0.00	0.31
445.gobmk	0.94	3.62	0.14	2.61
456.hmmer	1.00	0.01	0.01	0.02
458.sjeng	0.90	5.01	0.01	4.88
462.libquantum	1.00	0.00	0.00	0.01
464.h264ref	0.89	5.39	0.02	5.70
471.omnetpp	0.98	0.92	0.09	0.54
473.astar	0.91	3.43	0.00	6.05
483.xalancbmk	1.00	0.09	0.06	0.05
arithmetic mean	0.95	2.44	0.53	2.24


can be modified to fetch and decode up to two 4-byte instructions every cycle.<sup>5</sup> If fusion is possible, the two instructions are passed down the pipeline as a single *macro-op* and the PC is incremented by 8 to fetch the next two instructions. In this manner, Rocket could reduce the latency of some idioms and effectively execute fewer instructions by fusing them in the *decode* stage.

Handling exceptions will require some care. If the second instruction in a fusion pair causes an exception, the trap must be taken with the result of the first instruction visible in the architectural register file. This may be fairly straight forward for many micro-architectures such as Rocket - the value to be written back to the destination register can be changed to the intermediate value and the *Exception Program Counter* can be pointed to the second instruction. However, some implementations may find it easier to re-execute the pair in a “don’t fuse” mode to achieve the correct behavior.

#### D. Additional RISC-V Macro-op Fusion Pairs

Although we only explore **three fusion pairs** in this report (as they should be relatively trivial – and profitable – for virtually all RISC-V pipelines), there are a number of other macro-op fusion pairs whose profitability will depend on the specific micro-architecture and benchmarks. A few are briefly discussed in this section.

#### Wide Multiply/Divide & Remainder

Given two factors of size  $xlen$ , a multiply operation generates a product of size  $2 * xlen$ . In RISC-V, two separate instructions are required to get the full  $2 * xlen$  of the product - MULH and MUL (to get the high-order  $xlen$  bits and the low-order  $xlen$  bits separately). 

```
MULH[[S]U] rdh, rs1, rs2
MUL      rdl, rs1, rs2
```

In fact, the RISC-V user-level manually explicitly recommends this sequence as a fusion pair [14]. Likewise, the RISC-

<sup>5</sup>“Overfetching” is actually quite advantageous as the access to the instruction cache is energy-expensive. Indeed, for this exact reason, Rocket already overfetches up to 16 bytes at a time from the instruction cache and stores them in a buffer.

V user-level manual also recommends fusing divide/remainder instructions:

```
DIV[U] rdq, rs1, rs2
REM[U] rdr, rs1, rs2
```

#### Load-pair/Store-pair

ARMv8 uses load-pair/store-pair to read from (or write to) up to 128 contiguous bits in memory into (or from) two separate registers in a single instruction. This can be re-created in RISC-V by fusing back-to-back loads (or stores) that read (or write) to contiguous addresses in memory. Note that this can still be fused in decode as the address of the load does not need to be known, only that the pair of loads read the same base register and their immediates differ only by the size of the memory operation:

```
// ldpair rd1,rd2, [imm(rs1)]
ld      rd1, imm(rs1)
ld      rd2, imm+8(rs1)
```

As **load-double** is available in RVC, the common case of moving 128-bits can be performed by a single fused 4-byte sequence. To make the pairing even easier to detect, RVC also contains loads and stores that implicitly use the stack pointer as the common base address. In fact, register save/restore sequences are the dominant case of the load/store multiple idiom.

As discussed in Section VII, load-pair instructions are not cheap - they require two write-ports on the register file. Likewise, store-pair instructions require three read-ports. In addition to the register file costs, processors with complex load/store units may suffer from additional complexity.

#### Post-indexed Memory Operations

Post-indexed memory operations allow for a single instruction to perform a load (or store) from a memory address and then to increment the register holding the base memory address.

```
// ldia rd, imm(rs1)
ld      rd, imm(rs1)
add     rs1, rs1, 8
```

A couple of things are worth noting. First, both instructions are compressible, allowing this fusion pair to typically fit into a single 4-byte sequence. Second, two write-ports are required for post-indexed loads, making this fusion not profitable for all micro-architectures.<sup>6</sup>

## VII. ARMv8 MICRO-OP DISCUSSION

As shown in Figure 1, the ARMv8 gcc compiler emits 9% fewer instructions than RV64G. However, the ARMv8 instruction count is not necessarily an accurate measure of the amount of “work” an ARMv8-compatible processor must perform. ARMv8 is implemented on a wide range of micro-architectures; each design may make different decisions on how to map the ARMv8 ISA to its particular pipeline. The

<sup>6</sup>Post indexed stores can use the existing write port, but if the increment is different from the offset, two adders are required. While the hardware cost may largely be regarded as trivial, a number of ISAs only support the `ld rd, imm(rs1)++` form of address incrementing, including ARMv8.



TABLE V: ARMv8 **memory instruction** counts. Data is shown for normal loads (ld), loads with increment addressing (ldia), load-pairs (ldp), and load-pairs with increment addressing (ldpia). Data is also shown for the corresponding stores. Many of these instructions are likely candidates to be broken up into micro-op sequences when executed on a processor pipeline. For example, ldia and ldp require two write ports and the ldpia instruction requires three register write ports.

benchmark	% of total ARMv8 instruction count							
	ld	ldia	ldp	ldpia	st	stia	stp	stpia
400.perlbench	18.18	0.06	3.87	1.02	6.14	1.02	3.81	1.02
401.bzip2	22.85	1.71	0.53	0.02	8.28	0.02	0.24	0.02
403.gcc	16.80	0.11	2.89	1.04	3.32	1.04	3.03	1.04
429.mcf	26.61	0.01	3.21	0.07	3.76	0.07	3.22	0.07
445.gobmk	15.77	1.01	2.04	0.77	6.14	0.74	2.19	0.74
456.hammer	24.20	0.09	0.06	0.02	13.75	0.02	0.01	0.02
458.sjeng	17.37	0.00	1.30	0.26	4.38	0.26	1.46	0.26
462.libquantum	14.00	0.00	0.15	0.06	1.85	0.06	0.31	0.06
464.h264ref	28.36	0.01	6.61	1.85	3.18	1.82	5.91	1.82
471.omnettp	19.16	0.45	2.56	1.55	8.43	1.54	3.11	1.54
473.astar	24.08	0.01	0.84	0.15	3.73	0.15	0.83	0.15
483.xalancbmk	20.94	4.84	1.82	0.68	1.74	0.67	1.51	0.67
arithmetic mean	20.69	0.69	2.16	0.62	5.39	0.62	2.14	0.62




Fig. 4: The geometric mean of the instruction counts of the twelve SPECint benchmarks is shown for each of the ISAs, normalized to x86-64. The x86-64 micro-op count is reported from the micro-architectural counters on an Intel Ivy Bridge processor. The RV64GC macro-op count was collected as described in Section VI-B. The ARMv8 micro-op count was synthetically created by breaking up *load-increment-address*, *load-pair*, and *load-pair-increment-address* into multiple micro-ops.

Cortex-A53 processor used in this report does not provide a *retired micro-op* counter, so we must make an educated guess as to how a reasonable ARMv8 processor would break each ISA instruction into micro-ops.

Figure 4 shows a summary of the total dynamic instruction count of the different ISAs, as well as the effective operation counts of x86-64, RV64GC, and our best guess towards the ARMv8 micro-op count. To generate our synthetic ARMv8 micro-op count, we assumed that any instruction that writes multiple registers would be broken down into additional micro-ops (one micro-op per register write-back destination).

Table V provides the details behind our synthetic ARMv8 micro-op count. We first chose a set of ARMv8 instructions that are likely candidates for being broken up into multiple micro-ops. In particular, ARMv8 supports memory operations with increment addressing modes and load-pair/store-pair instructions. Two write-ports are required for the load-pair instruction (ldp) and for loads with increment addressing (ldia), while three write-ports are required for load-pair with increment addressing (ldpia). We then modified the **QEMU ARMv8 ISA simulator** to count these instructions that are likely candidates for generating multiple micro-ops.

Although we show the breakdown of all load and store instructions in Table V, we assume for Figure 1 that only ldia, ldp, and ldpia increase the micro-op count for our hypothetical ARMv8 processor. Cracking these instructions into multiple micro-ops leads to an average increase of 4.09% in the operation count for ARMv8. As a comparison, the Cortex-A72 out-of-order processor is reported to emit “less than 1.1 micro-ops” per instruction and breaks down “move-and-branch” and “load/store-multiple” into multiple micro-ops [7].

We note that it is possible to “brute-force” these ARMv8 instructions and handle them as a single operation within the processor backend. Many ARMv8 integer instructions require three read ports, so it is likely that most (if not all) ARMv8 cores will pay the area overhead of a third read port for the complex store instructions. Likewise, they can pay the cost to add a second (or even third) write port to natively support the load-pair and increment addressing modes. Of course, there is nothing that prevents a RISC-V core from taking on this complexity, adding the additional register ports, and using macro-op fusion to emulate the same complex idioms that ARMv8 has chosen to declare at the ISA level.

## VIII. RECOMMENDATIONS

A number of lessons can be learned from analyzing RISC-V’s performance on SPECint.

### A. Programmers

Although it is not legal to modify SPEC for benchmarking, an analysis of its hot loops highlight a few coding idioms that can hurt performance on RISC-V (and often other) platforms.

- Avoid unsigned 32-bit integers for array indices. The `size_t` type should be used for array indexing and loop counting.
- Avoid multi-dimensional arrays if the sizes are known and fixed. Each additional dimension in the array is an extra level of indirection in C, which is another load from memory.
- C standard aliasing rules can prevent the compiler from making optimizations that are otherwise “obvious” to the programmer. For example, you may need to manually ‘lift’ code out of a loop that returns the same value every iteration.
- Use the `-fno-tree-loop-if-convert` flag to `gcc` to disable a problematic optimization pass that generates poor code.
- Profile your code. An extra, unnecessary instruction in a hot loop can have dramatic effects on performance.

### B. Compiler Writers

Table IV shows that a significant amount of **potential macro-op fusion opportunities exist**, but relying on serendipity leaves over half of the performance on the table. Any pursuit of macro-op fusion in a RISC-V processor will require modifying the compiler to increase the amount of fuse-able pairs in compiler-generated code.

The good news is that the `gcc` compiler already supports an instruction scheduling hook for macro-op fusion.<sup>7</sup> However, macro-op fusion also requires a different register allocation scheme that aggressively overwrites registers once they are no longer live, as shown in Code 1.

Finally, there will always be more opportunities to improve the code scheduling. In at least one critical benchmark (`462.libquantum`), store data generation was lifted outside of an inner branch and executed every iteration, despite the actual store being gated off by the condition and rarely executed. That one change would reduce the RISC-V instruction count by 10%!

### C. Micro-architects

Macro-op fusion is a potentially quite profitable technique to decrease the effective instruction count of programs and improve performance. What constitutes the set of profitable idioms will depend significantly on the benchmark and the target processor pipeline. For example, in-order processors may be far more amenable to fusions that utilize multiple write-back destinations (e.g., post-indexed memory operations). When macro-op fusion is implemented along with other micro-architectural techniques such as micro-op caches and loop

<sup>7</sup>The `gcc` back-end uses `TARGET_SCHED_MACRO_FUSION_PAIR_P(rtx_insn *prev, rtx_insn *curr)` to query if two instructions are a fuse-able pair.

buffers, the ISA instruction count of a program can be much greater than the effective instruction count.

## IX. FUTURE WORK

This work is just the **first step** in continuing to evaluate and assess the quality of the RISC-V code generation. **Future work should look at new benchmarks and new languages.** In particular, *just-in-time (JIT)* and *managed* languages may exhibit different behaviors, and thus favor different idioms, than the C and C++ code used by the SPECInt benchmark suite [5]. Even analyzing SPECfp, which includes benchmarks written in Fortran, would explore a new dimension of RISC-V. Unfortunately, much of the future work is predicated on porting and tuning new run-times to RISC-V.

## X. CONCLUSION

Our analysis using the SPEC CINT2006 benchmark suite shows that the RISC-V ISA can be both denser and higher performance than the popular, existing commercial CISC ISAs. In particular, the RV64G ISA on average executes 16% more instructions per program than x86-64 and fetches 23% more instruction bytes. When coupled with the RISC-V Compressed ISA extension, the dynamic instruction bytes per program drops significantly, helping RV64GC fetch 8% fewer instruction bytes per program relative to x86-64. Finally, an RV64 processor that supports macro-op fusion, coupled with a **fusion-aware compiler**, could see a 5.4% reduction in its “effective” instruction count, helping it to execute 4.2% fewer effective instructions relative to x86-64’s micro-op count.

There are many reasons to keep an instruction set elegant and simple, especially for a free and open ISA. Macro-op fusion allows per implementation tuning of the effective ISA without burdening subsequent generations of processors with optimizations that may not make sense for future programs, languages, and compilers. It also allows asymmetric optimizations that are anathema to compiler writers and architectural critics.

Macro-op fusion has been previously used by commercial ISAs like ARM and x86 to accelerate idioms created by legacy ISA decisions like the two-instruction *compare-and-branch* sequence. **For RISC-V, we have the power to change the ISA, but it is actually better not to!** Instead, we can leverage macro-op fusion in a new way – to specialize processors to their designed tasks, while leaving the ISA – which must try to be all things to all people – unchanged.

## ACKNOWLEDGMENTS

The authors would like to thank Scott Beamer, Brian Case, David Ditzel, and Eric Love for their valuable feedback.

Research partially funded by DARPA Award Number HR0011-12-2-0016, the Center for Future Architecture Research, a member of STARnet, a Semiconductor Research Corporation program sponsored by MARCO and DARPA, and ASPIRE Lab industrial sponsors and affiliates Intel, Google, HPE, Huawei, LGE, Nokia, NVIDIA, Oracle, and Samsung. Any opinions, findings, conclusions, or recommendations in

this paper are solely those of the authors and does not necessarily reflect the position or the policy of the sponsors.

## REFERENCES

- [1] “perf: Linux profiling with performance counters,” <https://perf.wiki.kernel.org>.
- [2] “Speckle: A wrapper for the SPEC CPU2006 benchmark suite.” <https://github.com/ccelio/Speckle>.
- [3] “The RISC-V Instruction Set Architecture,” <http://riscv.org/>.
- [4] K. Asanović *et al.*, “The rocket chip generator,” EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-17, Apr 2016. Available: <http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html>
- [5] S. M. Blackburn *et al.*, “Wake up and smell the coffee: evaluation methodology for the 21st century,” *Communications of the ACM*, vol. 51, no. 8, pp. 83–89, 2008.
- [6] S. Gochman *et al.*, “The Intel Pentium M processor: microarchitecture and performance,” *Intel Technology Journal*, vol. 7, no. 2, pp. 21–36, 2003.
- [7] L. Gwennap, “ARM Optimizes Cortex-A72 for Phones,” *Microprocessor Report*, 2015.
- [8] J. L. Hennessy and D. A. Patterson, *Computer architecture: a quantitative approach*. Elsevier, 2011.
- [9] J. L. Henning, “SPEC CPU2006 benchmark descriptions,” *ACM SIGARCH Computer Architecture News*, vol. 34, no. 4, pp. 1–17, 2006.
- [10] Intel Corporation, *i860 Microprocessor Family Programmer’s Reference Manual*. Mt. Prospect, Illinois: Intel Corporation, 1991.
- [11] C.-K. Luk *et al.*, “Pin: Building customized program analysis tools with dynamic instrumentation,” in *Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation*, ser. PLDI ’05. New York, NY, USA: ACM, 2005, pp. 190–200. Available: <http://doi.acm.org/10.1145/1065010.1065034>
- [12] D. A. Patterson and D. R. Ditzel, “The case for the reduced instruction set computer,” *ACM SIGARCH Computer Architecture News*, vol. 8, no. 6, pp. 25–33, 1980.
- [13] A. Waterman, “Design of the RISC-V Instruction Set Architecture,” Ph.D. dissertation, EECS Department, University of California, Berkeley, Jan 2016. Available: <http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.html>
- [14] A. Waterman *et al.*, “The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.0,” EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2014-54, May 2014. Available: <http://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.html>

## APPENDIX

This section covers in more detail the behavior of some of the most commonly executed loops for SPECInt 2006. More information about individual benchmarks can be found at <http://www.spec.org/cpu2006/docs/>.

This section also includes the raw dynamic instruction counts used in this study, shown in Table VI.

### A. 400.perlbench

400.perlbench benchmarks the interpreted Perl language with some of the more OS-centric elements removed and file I/O reduced.

Although `libc_malloc` and `_int_free` routines make an appearance for a few percent of the instruction count, the only thing of any serious note in 400.perlbench is a significant amount of the instruction count spent on stack pushing and popping. This works against RV64G as its larger register pool requires it to spend more time saving and restoring more registers. Although counter-intuitive, this can be an issue if functions exhibit early function returns and end up not needing to use all of the allocated registers.

### B. 401.bzip2

401.bzip2 benchmarks the bzip2 compression tool, modified to perform the compression and decompression entirely in memory.

```

1 // UInt32* ptr
2 // UChar* block
3 // UInt16* quadrant
4 // UInt32* ftab
5 // Int32 unHi
6
7 n = ((Int32)block[ptr[unHi]+d]) - med;
8
9
10 // RV64G assembly for line 7
11 35a58: lw      a4, 0(t4)
12 35a5c: addw    a5, s3, a4
13 35a60: sllli   a5, a5, 0x20
14 35a64: srli    a5, a5, 0x20
15 35a68: add     a5, s0, a5
16 35a6c: lbu     a5, 0(a5)
17 35a70: subw    a5, a5, t3
18 35a74: bnez    a5, 35b00
19
20
21 // x86-64 assembly for line 7
22 4039d0: mov     (%r10), %edx
23 4039d3: lea     (%r15,%rdx,1), %eax
24 4039d7: movzbl (%r14,%rax,1), %eax
25 4039dc: sub     %r9d, %eax
26 4039df: cmp     $0x0, %eax
27 4039e2: jne     403a8a

```

Code 2: The mainSort routine in 401.bzip. Line 7 accounts for >3% of the RV64G instruction count.

Aside from the 403.gcc (memset) and 464.h264ref (memcpy) benchmarks, 401.bzip2 is RV64G’s worst performing benchmark. 401.bzip2 spends a significant amount of instructions manipulating arrays using *unsigned* 32-bit integers. Code 2 shows that the index into the `block` array is an *unsigned* 32-bit integer. As RISC-V does not have unsigned arithmetic, and the RV64 ABI specifies that the 64-bit registers

TABLE VI: Total dynamic instructions (in billions) when compiled using gcc 5.3 -O3 -static. The x86-64 *retired micro-op count* is also shown as measured using an Intel Xeon (Ivy Bridge).

benchmark	x86-64 uops	x86-64	IA-32	ARMv7	ARMv8	RV64G
400.perlbench	2,367.2	2,091.4	2,170.9	2,436.2	2,229.9	2,446.9
401.bzip	2,523.7	2,260.2	2,372.9	2,340.8	2,339.1	3,006.7
403.gcc	1,143.1	963.6	997.1	1,246.6	939.3	1,313.3
429.mcf	305.2	294.2	315.7	350.7	300.0	276.8
445.gobmk	1,825.4	1,645.8	1,651.6	1,961.3	1,812.6	1,947.0
456.hmmmer	3,700.7	2,525.7	2,996.2	3,665.2	3,057.4	2,929.0
458.sjeng	2,376.1	2,223.2	2,359.4	2,714.0	2,494.1	2,872.3
462.libquantum	1,454.8	1,649.1	2,675.0	2,274.5	1,562.7	1,365.6
464.h264ref	4,348.9	2,952.8	3,054.0	3,440.5	3,357.9	4,841.4
471.omnetpp	687.7	553.1	661.7	599.2	544.4	578.6
473.astar	989.4	949.0	1,055.6	1,114.2	997.6	936.9
483.xalancbmk	926.1	864.0	951.7	1,019.4	906.3	990.3

stores *signed* values, extra instructions are required to clear the upper 32-bits of the index variable before the load access can be performed. This behavior is consistent with the MIPS and Alpha ISAs. On the other hand, ARMv8 and x86-64 provide addressing modes that only read (or write to) parts of the full 64-bit register.

As the majority of 401.bzip2 is composed of array accesses, it is little surprise that RISC-V’s lack of indexed loads, load effective address, and low word accesses translates to 33% more RV64G instructions relative to x86-64. However, when using macro-op fusion, nearly 40% of instructions can be combined to reduce the effective instruction count by 20%, which puts RV64G as using 3% fewer operations than the x86-64 micro-op count for 401.bzip2.

### C. 403.gcc

```

1 // RV64G 4 instructions to move 16 bytes
2 4a3814: sd    a1, 0(a4)
3 4a3818: sd    a1, 8(a4)
4 4a381c: addi  a4, a4, 16
5 4a3820: bltu  a4, a3, 4a3814
6
7
8 // x86-64, 7 instructions to move 64 bytes
9 6f24c0: movdqa %xmm8, (%rcx)
10 6f24c5: movdqa %xmm8, 0x10(%rcx)
11 6f24cb: movdqa %xmm8, 0x20(%rcx)
12 6f24d1: movdqa %xmm8, 0x30(%rcx)
13 6f24d7: add    $0x40, %rcx
14 6f24db: cmp    %rcx, %rdx
15 6f24de: jne    6f24c0
16
17
18 // armv8 6 instructions to move 64 bytes
19 6f0928: stp    x7, x7, [x8, #16]
20 6f092c: stp    x7, x7, [x8, #32]
21 6f0930: stp    x7, x7, [x8, #48]
22 6f0934: stp    x7, x7, [x8, #64]!
23 6f0938: subs   x2, x2, #0x40
24 6f093c: b.ge   6f0928

```

Code 3: The memset routine in 403.gcc.

403.gcc benchmarks the gcc 3.2 compiler generating code for the x86-64 AMD Opteron processor. Despite being a “SPECInt” benchmark, 403.gcc executes an optimization pass that performs constant propagation of floating-point constants, which requires IEEE floating-point support and can

lead to significant execution time spent in soft-float routines if hardfloat support is not available.

30% of RISC-V’s instruction count is devoted to the memset routine. The critical loop for memset is shown in Code 3. ARMv8 and x86-64 use a single instruction to move 128 bits. Their critical loop is also unrolled to better amortize the loop bookkeeping instructions. ARMv8 is an instruction shorter than x86-64 as it rolls the address update into one of its “store-pair” post-indexing instructions.

### D. 429.mcf

429.mcf executes a routine for scheduling bus routes (“network flows”). The core routine is an implementation of simplex, an optimization algorithm using linear programming. The performance of 429.mcf is typically memory-bound.

RV64G emits the fewest instructions of all of the tested ISAs. For RV64G, the top 31% of 429.mcf is contained in just 14 instructions - and five of those instructions are branches. The other ISAs typically require two instructions to describe a conditional branch, explaining their higher instruction counts.

### E. 445.gobmk

445.gobmk simulates an AI analyzing a Go board and suggesting moves. Written in C, it relies significantly on structs (and macros) to provide a quasi-object-oriented programming style. This translates to a significant number of indexed loads which penalizes RV64G’s instruction count relative to other ISAs.

A memset routine makes up around 1% of the benchmark, in which x86-64 leverages a movdqa instruction to write 128 bits at a time.

An example of sub-optimal RV64G code generation is shown in Code 4. Although only one conditional *if* statement is described in the C code to guard assignments to two variables (smallest\_dist and best\_index), the compiler emits two separate branches (one for each variable). Compounding on this error, the two variables are shuttled between registers t4 and t6 and a0 and a3 three separate times each.

```

1 // smallest_dist = 10000
2
3 /* Find the smallest distance among the queued points. */
4 for (k = conn->queue_start; k < conn->queue_end; k++) {
5     if (conn->distances[conn->queue[k]] < smallest_dist) {
6         smallest_dist = conn->distances[conn->queue[k]];
7         best_index = k;
8     }
9 }
10
11 // RV64G assembly
12 <compute_connection_distances>
13 ...
14 550ef8: addi    a5, a4, 2000
15 550efc: slli    a5, a5, 0x2
16 550efe: add     a5, a5, s8
17 550f00: lw      a5, 0(a5)    // conn->queue[k]
18 550f02: mv      t6, a4       // ??
19 550f04: mv      a0, a3       // ??
20 550f06: slli    a5, a5, 0x2
21 550f08: add     a5, a5, s8
22 550f0a: lw      a5, 0(a5)    // conn->distances[conn->queue[k]]
23 550f0c: addiw   a4, a4, 1
24 550f0e: ble     a3, a5, 550f14 // first branch, for smallest_dist
25 550f12: mv      a0, a5
26
27 550f14: blt     a5, a3, 550f1a // !?!
28 550f18: mv      t6, t4
29
30 550f1a: mv      t4, t6       // ??
31 550f1c: mv      a3, a0       // ??
32 550f1e: bne     a4, a2, 550ef8

```

Code 4: Sub-optimal RV64G code generation in 445.gobmk, accounting for 3.5%.

The bad code generation can be rectified by turning off the `tree-loop-if-convert` optimization pass. The compiler attempts to use conditional moves to remove branches in the inner-most branch to facilitate vectorization, but as RISC-V lacks conditional move instructions, this optimization pass instead interferes with the other passes and instead, as a final step, emits a poor software imitation of a conditional move for each variable assignment. By using the `-fno-tree-loop-if-convert` flag to gcc, the total instruction count of 445.gobmk is reduced by 1.5%.

#### F. 456.hmmmer

456.hmmmer benchmarks a hidden Markov model searching for patterns in DNA sequences. Nearly 100% of the benchmark is contained within just 70 instructions, all within the optimized P7Viterbi function.

RV64G outperforms all other ISAs with the exception of x86-64. The P7Viterbi function contains a significant number of short branches around a store with the branch comparison typically between array elements. For x86-64, the load from memory and the comparison can be rolled into a single instruction.

```
1 if ((sc = ip[k-1] + tpim[k-1]) > mc[k]) mc[k] = sc;
```

Code 5: An example of a typical idiom from P7Viterbi function in 456.hmmmer.

Due to x86-64's CISC memory addressing modes, even 'simple' instructions like `add` can become quite expressive:

```
add 0x4(%rbx,%rdx,4),%eax
```

This is a common instruction in 456.hmmmer which describes a shift, a register-register add, a register-immediate add, a load from memory, and a final addition between the load data and the `eax` register. However, despite x86-64's lower instruction count (due largely to the memory addressing modes), the x86-64 retired micro-op count is 26% more than the RV64G instruction count.

As an interesting final note, the end of the P7Viterbi function contains an expensive floating-point divide by 1000.0, to scale the integer scores to floating-point scores at the end of an integer arithmetic routine. Although rarely executed, this can be punishing for micro-architectures that do not support floating-point divide in hardware.<sup>8</sup>

#### G. 458.sjeng

458.sjeng benchmarks an AI playing Chess using *alpha-beta* tree searches, game-board evaluations, and pruning.

The following section of code demonstrates a lost potential fusion opportunity which shows the importance of a more intelligent compiler register allocation scheme. By using register `t1` in line 2, the `add/lw` pair cannot be fused as the side-effect to `t1` must remain visible. A better implementation would use `a1` in place of `t1`, which would allow the `add/lw` pair to be fused as the side-effect from the `add` will now be clobbered. Note that `t1` is clobbered in line 5, so the proposed transformation is safe.

```

1 // currently emitted code:
2 add     t1, s2, s3
3 lw      a1, 0(t1)
4 sw      a0, 80(sp)
5 li      t1, 12
6 addiw   t3, a2, 1
7 bltu    t1, t6, 2ba488
8
9 // proposed fusible version:
10 add     a1, s2, s3
11 lw      a1, 0(a1)
12 sw      a0, 80(sp)
13 li      t1, 12
14 addiw   t3, a2, 1
15 bltu    t1, t6, 2ba488

```

Code 6: A missed fusion opportunity in 458.sjeng due to the register allocation.

#### H. 462.libquantum

462.libquantum simulates a quantum computer executing Shor's algorithm. On RV64G, 80% of the dynamic instructions is spent on 6 instructions, and 90% is spent on 18 instructions. On x86-64, 11 instructions account for 88% of the dynamic instructions. The hot loop is simulating a Toffoli gate.

Although RV64G emits fewer instructions for libquantum relative to all other ISAs, sub-optimal code is still being generated. The store data generation instruction (`xor a4, a4, a2`) is executed every iteration, regardless of the outcome of the inner-most branch. Moving

<sup>8</sup>This floating-point divide can be quite a surprising find in the SPEC Integer benchmark suite. Although it is rarely executed, the cost to emulate it in software (and its neighbors `fcvt` and `flw`) can become noticeable.



that instruction inside the conditional with its store will save 10% on the dynamic instruction count! It is possible the compiler is attempting to generate a conditional-store idiom (a forward branch around a single instruction). This is a potential macro-op fusion opportunity for RISC-V pipelines that support conditional moves, but is otherwise an extra, unnecessary instruction for all other micro-architectures.

```

1 // int control1, control2
2 for(i=0; i<reg->size; i++)
3 {
4     /* Flip the target bit of a basis state if both control bits are
5        set */
6     if(reg->node[i].state & ((MAX_UNSIGNED) 1 << control1))
7     {
8         if(reg->node[i].state & ((MAX_UNSIGNED) 1 << control2))
9         {
10             reg->node[i].state ^= ((MAX_UNSIGNED) 1 << target);
11         }
12     }
13 }
14 <quantum_toffoli>:
15
16 // the conditional store resides in a rarely-true if condition
17
18 // RV64GC assembly
19 36ee6: ld a4, 0(a5)
20 36ee8: and a0, a4, a1
21 36eec: xor a4, a4, a2
22 36eee: bne a0, a1, 36ef4
23 36ef2: sd a4, 0(a5)
24
25 36ef4: addi a5, a5, 16
26 36ef6: bne a3, a5, 36ee6
27
28
29 // ARMv7 assembly
30 1111c: ldrd r2, [ip, #8]
31 11120: and r5, r3, r1
32 11124: and r4, r2, r0
33 11128: cmp r5, r1
34 1112c: eor r2, r2, r8
35 11130: cmpeq r4, r0
36 11134: eor r3, r3, r9
37 11138: strdeq r2, [ip, #8]
38 1113c: add ip, ip, #16
39 11140: cmp ip, lr
40 11144: bne 1111c
41
42
43 // ARMv8 assembly
44 4029b0: ldr x0, [x3]
45 4029b4: bics xzr, x1, x0
46 4029b8: eor x0, x0, x2
47 4029bc: b.ne 4029c4
48 4029c0: str x0, [x3]
49
50 4029c4: add x3, x3, #0x10
51 4029c8: cmp x4, x3
52 4029cc: b.ne 4029b0
53
54
55 // x86-64 assembly
56 401eb0: mov (%rax), %rdx
57 401eb3: mov %rdx, %rcx
58 401eb6: and %rsi, %rcx
59 401eb9: cmp %rsi, %rcx
60 401ebc: jne 401ec4
61 401ebe: xor %r8, %rdx
62 401ec1: mov %rdx, (%rax)
63
64 401ec4: add $0x10, %rax
65 401ec8: cmp %rax, %rdi
66 401ecb: jne 401eb0

```

Code 7: The hot loop for 462.libquantum.

The ARMv7 performance deviates significantly on this benchmark. The hot-path is 6 instructions for RISC-V and 11 for ARMv7. The assembly code is shown Code 7. The first point of interest is the compiler uses a conditional store instruction instead of a branch. While this can be quite profitable in many cases (it can reduce pressure on the branch predictor), this particular branch is heavily biased to be *not-taken* causing an extra instruction to be executed every iteration. It also appears the compiler failed to coalesce the two branches together causing an extra three instructions to be emitted. Finally, all ARM branches are a two-instruction idiom requiring an extra *compare* instruction to set-up the condition code for the *branch-on-condition-code* instruction.

This poor code generation from ARMv7 is rectified in ARMv8, which is essentially identical to the RV64G code (modulo the extra instruction for branching).

Finally, we would be remiss to not mention that this loop is readily amenable to vectorization. Each loop iteration is independent and a single conditional affects whether the element store occurs or not. With proper coaxing from the Intel *icc* compiler, an Intel Xeon can demonstrate a stunning 10,000x performance improvement on *libquantum* over the baseline SPEC machine (the geometric mean across the other benchmarks is typically 35-70x for Intel Xeons).

## I. 464.h264ref

The 464.h264ref benchmark is a reference implementation of the h264 video compression standard. 25% of the RV64G dynamic instructions is devoted to a *memcpy* routine. It features a significant number of multi-dimensional arrays that forces extra loads to find the address of the actual array element.

Within the *memcpy* routine, the ARMv7 code exploits load-multiple/store-multiple instructions to move eight 32-bit registers of data per memory instruction (32 bytes per loop iteration). The *ldm/stmia* instructions also auto-increment the base address source operand. ARMv8 has no load-multiple/store-multiple and instead relies on load-pair/store-pair to move eight registers in a 10 instruction loop. However, the registers are twice as wide (32 bits versus 64 bits), allowing ARMv8 to make up some ground at having lost the load/store-multiple instructions.<sup>9</sup>

RV64G lacks any complex memory instructions, and instead emits a simple unrolled sequence of 21 instructions that moves 72 bytes. Meanwhile, x86-64 uses a single *rep movsq* (repeat move 64-bits) instruction to execute 60% fewer instructions relative RV64G.

<sup>9</sup>One potential advantage of load/store pair instructions over the denser load/store-multiple is that it is possible to implement load/store pair as a single micro-op at the cost of more register file ports.

```

1 // RV64G
2 15a468: ld t2, 0(a1)
3 15a46c: ld t0, 8(a1)
4 15a470: ld t6, 16(a1)
5 15a474: ld t5, 24(a1)
6 15a478: ld t4, 32(a1)
7 15a47c: ld t3, 40(a1)
8 15a480: ld t1, 48(a1)
9 15a484: ld a2, 56(a1)
10 15a486: addi a1, a1, 72
11 15a48a: addi a4, a4, 72
12 15a48e: ld a3, -8(a1)
13 15a492: sd t2, -72(a4)
14 15a496: sd t0, -64(a4)
15 15a49a: sd t6, -56(a4)
16 15a49e: sd t5, -48(a4)
17 15a4a2: sd t4, -40(a4)
18 15a4a6: sd t3, -32(a4)
19 15a4aa: sd t1, -24(a4)
20 15a4ae: sd a2, -16(a4)
21 15a4b2: sd a3, -8(a4)
22 15a4b6: bltu a4, a5, 15a468
23
24
25 // x86-64
26 4ec93b: rep movsq %ds: (%rsi), %es: (%rdi)
27
28
29 // ARMv7
30 e1174: pld [r1, #124] ; 0x7c
31 e1178: ldm r1!, {r3, r4, r5, r6, r7, r8, ip, lr}
32 e117c: subs r2, r2, #32
33 e1180: stmia r0!, {r3, r4, r5, r6, r7, r8, ip, lr}
34 e1184: bge e1174
35 e1188: cmn r2, #96 ; 0x60
36 e118c: bge e1178
37
38
39 // ARMv8
40 4ca314: stp x7, x8, [x6, #16]
41 4ca318: ldp x7, x8, [x1, #16]
42 4ca31c: stp x9, x10, [x6, #32]
43 4ca320: ldp x9, x10, [x1, #32]
44 4ca324: stp x11, x12, [x6, #48]
45 4ca328: ldp x11, x12, [x1, #48]
46 4ca32c: stp x13, x14, [x6, #64]!
47 4ca330: ldp x13, x14, [x1, #64]!
48 4ca334: subs x2, x2, #0x40
49 4ca338: b.ge 4ca314

```

Code 8: The memcpy loop for 464.h264ref.

### J. 471.omnetpp

471.omnetpp performs a discrete event simulation of an Ethernet network. It makes limited use of the strcmp routine (less than 2%).

Integer-only processors looking to benchmark their SPECInt performance may be in for a surprise - the most executed loops of 471.omnetpp, accounting for 10% of the RV64G instruction count, involves floating-point operations and floating-point comparisons!

RV64G emits 4.6% more instructions than x86-64- about 30 billion more instructions. Although 471.omnetpp is fairly branch heavy, many of the branch comparisons are performed between memory locations, allowing x86-64 to combine the load and the branch comparison into a single instruction. Thus, both RV64G and x86-64 require two instructions to perform a memory load, compare the data to a value in another register, and branch on the outcome.

```

1 <_ZN12MessageHeap7shiftupEi+0x52>
2 // RV64G assembly
3 ce6ee: slli a2, a1, 0x3
4 ce6f2: add a3, a3, a2
5 ce6f4: ld a3, 0(a3)
6 ce6f6: fld fa5, 144(a3)
7 ce6f8: flt.d a4, fa5, fa4
8 ce6fc: bnez a4, ce720
9
10
11 // x86-64 assembly
12 464571: movslq %esi, %r10
13 464574: mov (%r8, %r10, 8), %rcx
14 464578: vmovsd 0x90(%rcx), %xmm1
15 464580: vucmisd %xmm1, %xmm0
16 464584: ja 4645a8

```

Code 9: The most executed segment in 471.omnetpp (3.5% for RV64G). RV64G is spending extra instructions to compute the address of the FP value it will compare for a branch.

```

1 564b96: movlpd (%rdi), %xmm1
2 564b9a: movlpd (%rsi), %xmm2
3 564b9e: movhpd 0x8(%rdi), %xmm1
4 564ba3: movhpd 0x8(%rsi), %xmm2
5 564ba8: pxor %xmm0, %xmm0
6 564bac: pcmpeqb %xmm1, %xmm0
7 564bb0: pcmpeqb %xmm2, %xmm1
8 564bb4: psubb %xmm0, %xmm1
9 564bb8: pmovmskb %xmm1, %edx
10 564bbc: sub $0xffff, %edx
11 564bc2: jne 565db0

```

Code 10: A section of the x86-64 \_\_strcmp\_sse3 routine, accounting for 1.36% of the total instruction count.

```

1 // RV64GC assembly
2 <strcmp>:
3 ...
4 172b04: lbu a4, 0(a1)
5 172b08: addi a5, a5, 1
6 172b0a: addi a1, a1, 1
7 172b0c: sb a4, -1(a5)
8 172b10: bnez a4, 172b04
9 172b12: ret
10
11 // ARMv8 assembly
12 <strcmp>:
13 54e5c0: sub x3, x0, x1
14 54e5c4: ldwb w2, [x1]
15 54e5c8: strb w2, [x1, x3]
16 54e5cc: add x1, x1, #0x1
17 54e5d0: cbnz w2, 54e5c4
18 54e5d4: ret
19
20 // Here's a better RV64GC strcpy routine:
21 // (the add/sb can be fused)
22 sub a3, a0, a1
23 lbu a4, 0(a1)
24 addi a1, a1, 1
25 add a5, a1, a3
26 sb a5, -1(a5)
27 bnez a5, 172b04

```

Code 11: A section of the RV64GC and ARMv8 strcpy routine. ARMv8 is one less instruction thanks to some clever addressing (the load and store share the same base register) and the use of an indexed store. However, RISC-V, coupled with macro-op fusion, could use the same technique to improve its own performance.

471.omnetpp is the only SPECInt benchmark for the gcc 5.3.0 compiler options used in this study that emitted packed SIMD operations. These come from the `__strcmp_sse3` routine. Meanwhile, it takes 50% more instructions for RV64G to implement `strcmp`.

Code 11 compares RV64GC and ARMv8's `strcpy` implementation.

#### K. 473.astar

473.astar implements a popular AI path-finding routine. 90% of the instruction count for 473.astar is covered by about 240 RV64G instructions and about 220 x86-64 instructions. Unsurprisingly, 473.astar is very branch heavy, allowing RV64G to surpass the other ISAs with the fewest emitted instructions.

#### L. 483.xalancbmk

The 483.xalancbmk benchmarks transformations between XML documents and other text-based formats. The reference input generates a 60 MB text file.

Unadjusted, the 483.xalancbmk benchmark is the worst performer for RISC-V at nearly double the instruction count relative to x86-64. The 34% most executed instructions are in a spin-loop in which the simulator waits for the tethered host to service the proxied I/O request.

```
1 <htif_tty_write>:
2 loop:
3     div    a5, a5, zero
4     ld     a5, 24(s0)
5     bnez   a5, loop
```

Code 12: 34% of executed instructions in 483.xalancbmk

The divide-by-zero instruction is an interesting quirk of the early Berkeley silicon RISC-V implementations: it was the lowest energy instruction that also tied up the pipeline for a number of cycles. A Wait For Interrupt instruction has since been added to RISC-V to allow processors to sleep while they wait on external agents. However, WFI is a hint that can be implemented as a NOP (that is how WFI is handled by the spike ISA simulator).

The tethered Host-Target Interface itself is also an artifact of early Berkeley processors which will eventually be removed entirely from the RISC-V Privileged ISA Specification. To prevent the conclusions from being polluted by a simulation platform artifact, the `htif_tty_write` spin loop has been removed from the data presented in this report.

```
1 <__memcpy>
2 ...
3 400d3c: lbu     a5, 0(a1)
4 400d40: addi    a4, a4, 1
5 400d42: addi    a1, a1, 1
6 400d44: sb      a5, -1(a4)
7 400d48: bltu    a4, a7, 400d3c
8 ...
```

Code 13: the top 9% of executed user-level instructions in 483.xalancbmk