

Computer Architecture Project 1

MS4

Team Members

Hadeel Mabrouk 900163213 Zahraa Shehabeldin 900171683 Mohamed Samir 900150936

To

Dr. Cherif Salama

&

T.A Eng. Maha

Due date: April, 20th, 2019

- At first, we started by debugging the single memory and fixed the following issues:
 - Removed the counter signal to be part of the memory input. Instead we added two MUXs in the RISC-V module.
 - Added a MUX that chooses between func3 and 3'b010, namely "lw" func3 value depending on the counter value, whether it wants to get a data value or an instruction.
 - O Added another MUX to determine the value of the MemRead and MemWrite signals. If the value getting fetched is a data, it selects the value of the MemRead and MemWrite. Otherwise, it passes a 1 for the MemRead and 0 for MemWrite, to read the instruction from the memory without writing any data back.
 - o For the initial test program, we modified the offset of the "lw" and "sw" instructions to access the data section directly. Also, we divided the instruction into four memory elements because of byte addressability.