

```
`timescale 1ns/1ns
2
3
     module datapath (clk, rst, read file, file index, line index, write reg, write file);
4
5
         input clk, rst, read file, write reg, write file;
         input [9:0] file_index;
6
7
         input [5:0] line index;
8
9
         wire [24:0] reg25 in;
10
         wire [24:0] reg25_out;
11
         wire [24:0] perm out;
12
13
         read file ReadFile (.clk(clk), .rst(rst),
14
                              .read file(read file), .file index(file index),
                              .line_index(line_index), .data_out(reg25_in));
15
16
17
         reg25 Reg25 (.clk(clk), .rst(rst),
18
                     .ld(write_reg), .clr(rst),
19
                     .in(reg25 in), .out(reg25 out));
20
21
22
23
24
25
         permutation (.in(reg25_out), .out(perm_out));
         write file WriteFile (.clk(clk), .rst(rst),
                              .write file(write file), .file index(file index),
                              .data_in(perm_out));
26
27
     endmodule
```