

```
timescale 1ns/1ns
'define idle 3'b000
`define init 3'b001
`define read 3'b010
`define reg_write 3'b011
'define cal 3'b100
`define write 3'b101
`define done 3'b110
module controller(clk, rst, line index, start, read file, write reg, write file, finish);
  input clk, start;
  output reg read_file, write_reg, write_file, finish;
  output reg rst;
  output [5:0] line_index;
  reg [2:0] pstate = 'idle, nstate;
  reg cnt inc;
  reg [5:0] counter;
```



```
always @(pstate, start, counter) begin
   {nstate, rst, read_file, write_reg, cnt_inc, write_file, finish} = 9'b0;
   case (pstate)
     'idle: begin nstate = (start) ? 'init: 'idle; end
      `init: begin nstate = `read; rst = 1'b1; read_file = 1'b1; end
     `read: begin nstate = `reg write; end
      reg write: begin nstate = 'cal; write reg = 1'b1; cnt inc = 1'b1; end
      `cal: begin nstate = `write; end
      `write: begin nstate = (counter == 0) ? `done : `reg write; write file = 1'b1; end
      'done: begin nstate = 'idle; finish = 1'b1; end
     default: nstate = idle; // pstate
   endcase
 end
 always @(posedge clk) begin
   pstate <= nstate;
 end
 assign line index = counter;
 always @(posedge clk) begin
   if (rst) begin
     counter <= 0;
   end
    else if (cnt_inc) begin
     counter <= counter + 1;
   end
 end
endmodule
```