

```

1  module LUT(input [3:0] adr, output [15:0] data);
2      reg [15:0] temp_data;
3      always @(adr) begin
4          case(adr)
5              0: temp_data = 16'h0000; // 0
6              1: temp_data = 16'h5555; // 1/3
7              2: temp_data = 16'h2222; // 2/15
8              3: temp_data = 16'h0DD0; // 17/315
9              4: temp_data = 16'h0599; // 62/2835
10             5: temp_data = 16'h0244; // 1382/155925
11             6: temp_data = 16'h00EB; // 21844/6081075
12             7: temp_data = 16'h005F; // 929569/638512875
13         endcase
14     end
15     assign data = temp_data;
16 endmodule
17

```



```

module controller(input clk,rst,start,Co, output reg ready,busy,load_x,load_term,load_res,init_cnt,init_term,init_res,cnt_en);
    parameter [1:0] idle=0, init=1, load=2, calc=3;
    reg [1:0] ps,ns;

    always @(ps,start,Co) begin
        ns = idle;
        ready = 0;
        busy = 0;
        load_x = 0;
        load_term = 0;
        load_res = 0;
        init_cnt = 0;
        init_term = 0;
        init_res = 0;
        cnt_en = 0;
        case (ps)
            idle: begin ns = start ? idle : init; ready=1'b1; end
            init: begin ns = start ? load : init; init_cnt=1'b1; end
            load: begin ns = calc; busy=1'b1; init_term=1'b1; init_res=1'b1; load_x=1'b1; end
            calc: begin ns = Co ? idle : calc;
                    busy = 1'b1;
                    cnt_en = Co ? 1'b0 : 1'b1;
                    load_term = Co ? 1'b0 : 1'b1;
                    load_res = Co ? 1'b0 : 1'b1; end
        endcase
    end

    always @(posedge clk, posedge rst) begin
        if (rst) ps <= idle;
        else ps <= ns;
    end

endmodule

```







