

# M2p.59xx-x4 - 16 bit general purpose Digitizer

- Up to 125 MS/s on four or 80 MS/s on eight channels
- Ultra Fast PCI Express x4 interface
- Simultaneously sampling on all channels
- Separate dedicated 16 bit ADC and amplifier per channel
- 6 input ranges: ±200 mV up to ±10 V
- 512 MSamples (1 GByte) on-board memory
- Window, re-arm, OR/AND trigger
- Synchronization of up to 16 cards per system
- Features: Single-Shot, Streaming, Multiple Recording, Gated Sampling, ABA, Timestamps
- Direct data transfer to CUDA GPU using SCAPP option

Speed	SNR	ENOB
5 MS/s	up to 86.0 dB	up to 14.0 LSB
20 MS/s	up to 81.0 dB	up to 13.2 LSB
40 MS/s	up to 75.3 dB	up to 12.2 LSB
80 MS/s	up to 74.2 dB	up to 12.0 LSB
125 MS/s	up to 73.3 dB	up to 11.8 LSB







- PCle x4 Gen 1 Interface
- Works with x4/x8/x16\* PCle slots
- Sustained streaming mode up to 700 MB/s\*\*
- Half-length PCle Form Factor

## **Operating Systems**

- Windows 7 (SP1), 8, 10, Server 2008 R2 and newer
- Linux Kernel 2.6, 3.x, 4.x, 5.x
- Windows/Linux 32 and 64 bit

### **Recommended Software**

- Visual C++, Delphi, C++ Builder, GNU C++, VB.NET, C#, Java, Python, Julia
- SBench 6

### <u>Drivers</u>

- MATLAB
- LabVIEW
- |V|

	:	single-ende	d channels			ferential ch non-isolated	
Model	1 ch	2 ch	4 ch	8 ch	1 ch	2 ch	4 ch
M2p.5911-x4	5 MS/s	5 MS/s			5 MS/s	5 MS/s	
M2p.5912-x4	5 MS/s	5 MS/s	5 MS/s		5 MS/s	5 MS/s	
M2p.5916-x4	5 MS/s	5 MS/s	5 MS/s		5 MS/s	5 MS/s	5 MS/s
M2p.5913-x4	5 MS/s	5 MS/s	5 MS/s	5 MS/s	5 MS/s	5 MS/s	5 MS/s
M2p.5920-x4	20 MS/s	(OEM version	on)		20 MS/s	(OEM version	on)
M2p.5921-x4	20 MS/s	20 MS/s			20 MS/s	20 MS/s	
M2p.5922-x4	20 MS/s	20 MS/s	20 MS/s		20 MS/s	20 MS/s	
M2p.5926-x4	20 MS/s	20 MS/s	20 MS/s		20 MS/s	20 MS/s	20 MS/s
M2p.5923-x4	20 MS/s	20 MS/s	20 MS/s	20 MS/s	20 MS/s	20 MS/s	20 MS/s
M2p.5930-x4	40 MS/s	(OEM version	on)		40 MS/s	(OEM version	on)
M2p.5931-x4	40 MS/s	40 MS/s			40 MS/s	40 MS/s	
M2p.5932-x4	40 MS/s	40 MS/s	40 MS/s		40 MS/s	40 MS/s	
M2p.5936-x4	40 MS/s	40 MS/s	40 MS/s		40 MS/s	40 MS/s	40 MS/s
M2p.5933-x4	40 MS/s	40 MS/s	40 MS/s	40 MS/s	40 MS/s	40 MS/s	40 MS/s
M2p.5940-x4	80 MS/s				80 MS/s		
M2p.5941-x4	80 MS/s	80 MS/s			80 MS/s	80 MS/s	
M2p.5942-x4	80 MS/s	80 MS/s	80 MS/s		80 MS/s	80 MS/s	
M2p.5946-x4	80 MS/s	80 MS/s	80 MS/s		80 MS/s	80 MS/s	80 MS/s
M2p.5943-x4	80 MS/s	80 MS/s	80 MS/s	80 MS/s	80 MS/s	80 MS/s	80 MS/s
M2p.5960-x4	125 MS/s				125 MS/s		
M2p.5961-x4	125 MS/s	125 MS/s			125 MS/s	125 MS/s	
M2p.5962-x4	125 MS/s	125 MS/s	125 MS/s		125 MS/s	125 MS/s	
M2p.5966-x4	125 MS/s	125 MS/s	125 MS/s		125 MS/s	125 MS/s	125 MS/s
M2p.5968-x4	125 MS/s	125 MS/s	125 MS/s	80 MS/s	125 MS/s	125 MS/s	125 MS/s

## **General Information**

The M2p.59xx series allows recording of up to eight Single-Ended channels or up to four differential channels both with sampling rates of up to 125 MS/s. These PCI Express cards offer outstanding A/D features both in resolution and speed. The cards can be switched between Single-Ended inputs with a programmable offset and true differential inputs. If used in differential mode each two inputs are connected together reducing the number of available channels by half.

Importantly, the high-resolution 16-bit ADCs deliver sixteen times more resolution than digitizers using older 12-bit technology and 256 times more resolution than what is available from digital scopes that commonly use 8-bit ADCs.

All boards of the M2p.59xx series may use the whole installed on-board memory of up to 512 MSamples, completely for the currently activated number of channels.

<sup>\*</sup>Some x16 PCIe slots are for the use of graphic cards only and can't be used for other cards. \*\*Throughput measured with a motherboard chipset supporting a TLP size of 256 bytes.

## **Software Support**

#### Windows drivers

The cards are delivered with drivers for Windows 7, Windows 8 and Windows 10 (each 32 bit and 64 bit). Programming examples for Visual C++, C++ Builder, Delphi, Visual Basic, VB.NET, C#, Python, Java, Julia and IVI are included.


#### **Linux Drivers**



All cards are delivered with full Linux support. Pre compiled kernel modules are included for the most common distributions like Fedora, Suse, Ubuntu LTS or Debian. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for GNU C++,

Python and Julia, as well as the possibility to get the kernel driver sources for your own compilation.

### SBench 6



A base license of SBench 6, the easy-to-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it is possible to test the card, display acquired data and make some basic measurements. It's a valuable tool for checking the card's performance and assisting with the unit's initial

setup. The cards also come with a demo license for the SBench 6 professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all acquisition modes including data streaming. Data streaming allows the cards to continuously acquire data and transfer it directly to the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE, GNOME and Unity) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

## **Third-party products**

Spectrum supports the most popular third-party software products such as LabVIEW or MATLAB. All drivers come with detailed documentation and working examples are included in the delivery.

### SCAPP - CUDA GPU based data processing



For applications requiring high performance signal and data processing Spectrum offers SCAPP (Spectrum's CUDA Access for Parallel Processing). The SCAPP SDK allows a direct link between Spectrum digitizers, AWGs or Digital Data Acquisition

Cards and CUDA based GPU cards. Once in the GPU users can harness the processing power of the GPU's multiple (up to 5000) processing cores and large (up to 24 GB) memories. SCAPP uses an RDMA (Linux only) process to send data at the full PCle transfer speed to and from the GPU card. The SDK includes a set of examples for interaction between the Spectrum card and the GPU card and another set of CUDA parallel processing examples with easy building blocks for basic functions like filtering, averaging, data demultiplexing, data conversion or FFT. All the software is based on

C/C++ and can easily be implemented, expanded and modified with normal programming skills.

#### Hardware features and options

#### PCI Express x4



The M2p series cards use a PCI Express x4 Gen 1 connection. They can be used in PCI Express x4, x8 and x16 slots with hosts supporting Gen 1, Gen 2, Gen 3 or Gen4. The maximum sustained data trans-

fer rate is more than 700 MByte/s (read direction) or 700 MByte/s (write direction) per slot. Physically supported slots that are electrically connected with only x1 or x2 can also be used with the M2p series cards, but with reduced data transfer rates.


#### **Connections**

The cards are equipped with SMB connectors for the analog signals as well as for the external trigger and clock input. In addition, there are four MMCX connectors: one multi-function output (XO) and three multi-function I/O connectors (X1, X2, X3). These multi-function connectors can be individually programmed to perform different functions:



- Clock output (XO only)
- Trigger output
- Status output (armed, triggered, ready, ...)
- Synchronous digital inputs, being stored inside the analog data samples
- Asynchronous I/O lines
- Logic trigger inputs

#### **Input Amplifier**



The analog inputs can be adapted to real world signals using a wide variety of settings that are individual for each channel. By using software commands the input termination can be changed

between 50 Ohm and 1 MOhm, one can select a matching input range and the signal offset can be compensated for.


## **Differential inputs**

With a simple software command the inputs can individually be switched from single-ended (in relation to ground) to differential by combining each two single-ended inputs to one differential input. When the inputs are used in differential mode the A/D converter measures the difference between two lines with relation to system ground.

#### **Automatic on-board calibration**

All of the channels are calibrated in factory before the board is shipped. To compensate for different variations like PC power supply, temperature and aging, the software driver provides routines for an automatic onboard offset and gain calibration of all input ranges. All the cards contain a high precision on-board calibration reference.


#### **Digital inputs**



This option acquires additional synchronous digital channels phasestable with the analog data. As default a maximum of 3 additional

digital inputs are available on the front plate of the card using the multi-purpose I/O lines. An additional option offers 16 more digital channels.

#### Ring buffer mode



The ring buffer mode is the standard mode of all oscilloscope instruments. Digitized data is continuously written into a ring memory until a

trigger event is detected. After the trigger, post-trigger samples are recorded and pre-trigger samples can also be stored. The number of pre-trigger samples available simply equals the total ring memory size minus the number of post trigger samples.

#### **FIFO** mode

The FIFO or streaming mode is designed for continuous data transfer between the card and the PC memory. When mounted in a PCI Express x4 Gen 1 interface both, read and write streaming speeds of up to 700 MByte/s are possible. The control of the data stream is done automatically by the driver on interrupt request basis. The complete installed on-board memory is used to buffer the data, making the continuous streaming process extremely reliable.


### **Channel trigger**

The digitizers offer a wide variety of trigger modes. These include a standard triggering mode based on a signals level and slope, like that found in most oscilloscopes. It is also possible to define a window mode, with two trigger levels, that enables triggering when signals enter or exit the window. Each input has its own trigger circuit which can be used to setup conditional triggers based on logical AND/OR patterns. All trigger modes can be combined with a re-arming mode for accurate trigger recognition even on noisy signals.

#### **External trigger input**

All boards can be triggered using an external analog or digital signal. The external trigger input has one comparator that can be used for standard edge and level triggers.


## **Multiple Recording**



The Multiple Recording mode allows the recording of several trigger events with an extremely short re-arming time. The hardware doesn't need to be restarted in be-

tween. The on-board memory is divided in several segments of the same size. Each of them is filled with data if a trigger event occurs. Pre- and posttrigger of the segments can be programmed. The number of acquired segments is only limited by the used memory and is unlimited when using FIFO mode.


### **Gated Sampling**



The Gated Sampling mode allows data recording controlled by an external gate signal. Data is only recorded if the gate signal has a programmed level. In addition a pre-area before start

of the gate signal as well as a post area after end of the gate signal can be acquired. The number of gate segments is only limited by the used memory and is unlimited when using FIFO mode.


#### **ABA** mode



The ABA mode combines slow continuous data recording with fast acquisition on trigger events. The ABA mode works like a slow data logger combined with a

fast digitizer. The exact position of the trigger events is stored as timestamps in an extra memory.

#### **Timestamp**




The timestamp function writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time, ex-

ternally synchronized to a radio clock, an IRIG-B a GPS receiver. Using the external synchronization gives a precise time relation for acquisitions of systems on different locations.

#### **External clock input and output**

Using a dedicated connector a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate connector to synchronize external equipment to this clock.

#### Reference clock



The option to use a precise external reference clock (typically 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the stability of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

#### Star-Hub



The Star-Hub is an additional module allowing the phase stable synchronization of up to 16 boards in one system. Two versions are available: one with up to 6 cards and the large version supports up to 16 cards in one system. Both versions can be mounted in two different ways, to either extend the cards

length to  $^{3}\!\!\!/$  PCle length occupying one slot, or extend its width to two slots whilst keeping the  $1\!\!\!/$  PCle length.



Independent of the number of boards there is no phase delay between the channels. The Star-Hub distributes trigger and clock information between all boards. As a result all connected boards are running with the same clock and the same trigger. All trigger sources can be combined with OR/AND. For digitizers that means all channels of all cards to be trigger source at the same time.

### Multi-Purpose I/O 4 Standard + 16 Option



As standard each card has 4 multi-purpose I/O lines (3  $\times$  I/O and 1  $\times$  Output). As an option a piggy-back module carries additional 16 multi-purpose I/O lines making up to 19 digtal inputs or 20 digital outputs.

This option is available with SMB connectors or with FX/2 connector for flat-ribbon cable, with pin-compatibility with previous

hardware versions.

All I/O lines can be used for synchronous digital data acquisition (digitizer), synchronous digital data output/marker output (AWG),

asynchronous digital I/O, can carry additional status information or can be used as trigger inputs

## **External Amplifiers**



For the acquisition of extremely small voltage levels with a high bandwidth a series of external amplifiers is available. Each of the one channel amplifiers is working with a fixed input impedance and allowsdepending on the bandwidth to select different amplification levels between x10 (20 dB) up to x1000 (60 dB). Us-

ing the external amplifiers of the SPA series voltage levels in the uV and mV area can be acquired.

## **Technical Data**

## **Analog Inputs**

Resolution		16 bit (can be reduced to acquire simultaneous digital inputs)
Input Range	software programmable	±200 mV, ±500 mV, ±1 V, ±2 V, ±5 V, ±10 V
. •	software programmable	Single-ended or True Differential
Input Type		<u> </u>
Input Offset (single-ended) ADC Differential non linearity (DNL)	software programmable ADC only	programmable to ±100% of input range in steps of 1%  591x: ±0.2/±0.8 LSB (typ./max.)  592x: ±0.2/±0.8 LSB (typ./max.)  593x, 8x3: ±0.5/±0.9 LSB (typ./max.)  594x: ±0.5/±0.9 LSB (typ./max.)  596x, 8x6: ±0.5/±0.9 LSB (typ./max.)
ADC Integral non linearity (INL)	ADC only	591x:       ±1.0/±2.3 LSB (typ./max.)         592x:       ±1.0/±2.3 LSB (typ./max.)         593x, 803, 813:       ±2.0/±7.5 LSB (typ./max.)         594x:       ±2.0/±7.5 LSB (typ./max.)         596x, 806, 816:       ±2.0/±7.5 LSB (typ./max.)
Offset error (full speed), DC signal	after warm-up and calibration	≤ 0.1% of range
Gain error (full speed), DC signal	after warm-up and calibration	$\leq$ 0.1% of reading
AC accuracy	1 kHz signal	$\leq$ 0.3% of reading
AC accuracy	50 kHz signal	$\leq$ 0.5% of reading
Crosstalk: Signal 1 MHz, $50~\Omega$	range ≤ ± 1 V range ≥ ±2V	≤ 95 dB on adjacent channels ≤ 90 dB on adjacent channels
Crosstalk: Signal 10 MHz, 50 $\Omega$	range ≤ ± 1V range ≥ ±2V	≤ 87 dB on adjacent channels ≤ 85 dB on adjacent channels
Analog Input impedance	software programmable	50 Ω /1 MΩ    30 pF
Analog input coupling	fixed	DC
Over voltage protection	range $\leq \pm 1V$	±5 V (1 MΩ), 3.5 Vrms (50 Ω)
Over voltage protection	range ≥ ±2V	±50 V (1 MΩ), 5 Vrms (50 Ω)
Anti-Aliasing Filter (digital filtering active)	591x (5 MS/s)	Digital Anti-Aliasing filter at 40% of sampling rate. Examples: 5 MS/s sampling rate -> anti-aliasing filter at 2 MHz 1 MS/s sampling rate -> anti-aliasing filter at 400 kHz
Anti-Aliasing Filter (standard)	591x (5 MS/s) 592x (20 MS/s) 593x (40 MS/s) 594x (80 MS/s) 596x (125 MS/s)	fixed 2.5 MHz 3rd order butterworth alike fixed 10 MHz 3rd order butterworth alike fixed 20 MHz 3rd order butterworth alike fixed 40 MHz 3rd order butterworth alike fixed 60 MHz 3rd order butterworth alike
CMRR (Common Mode Rejection Ratio)	range ≤ ±1V	100 kHz: 75 dB, 1 MHz: 60 dB, 10 MHz: 40 dB
CMRR (Common Mode Rejection Ratio)	range ≥ ±2V	100 kHz: 55 dB, 1 MHz: 52 dB, 10 MHz: 50 dB
Maximum Common Mode Voltage Differential Input	Input Range VCM	±200 mV ±500 mV ±1 V ±2 V ±5 V ±10 V ±900 mV ±2.25 V ±2.25 V ±9 V ±22.5 V ±22.5 V

16 bit (can be reduced to acquire simultaneous digital inputs) Resolution Channel selection (single-ended inputs) software programmable 1, 2, 4 or 8 channels (maximum is model dependent) Channel selection (true differential inputs) 1, 2 or 4 channels (maximum is model dependent) software programmable <u>Trigger</u> Available trigger modes Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay software programmable Channel trigger level resolution software programmable Rising edge, falling edge or both edges Trigger edge software programmable Trigger pulse width software programmable 0 to [4G - 1] samples in steps of 1 sample Trigger delay software programmable 0 to [4G - 1] samples in steps of 1 samples Trigger holdoff (for Multi, ABA, Gate) 0 to [4G - 1] samples in steps of 1 samples software programmable Multi, ABA, Gate: re-arming time < 40 samples (+ programmed pretrigger + programmed holdoff) Pretrigger at Multi, ABA, Gate, FIFO software programmable 8 up to [32 kSamples / number of active channels] in steps of 8 Posttrigger software programmable 8 up to [8G - 4] samples in steps of 8 (defining pretrigger in standard scope mode) Memory depth software programmable 16 up to [installed memory / number of active channels] samples in steps of 8 Multiple Recording/ABA segment size software programmable 8 up to [installed memory / number of active channels] samples in steps of 8 Internal/External trigger accuracy 1 sample Timestamp modes software programmable Standard, Startreset, external reference clock on X1 (e.g. PPS from GPS, IRIG-B) Data format 64 bit counter, increments with sample clock (reset manually or on start) 24 bit upper counter (increment with RefClock) RefClock: 40 bit lower counter (increments with sample clock, reset with RefClock) Extra data software programmable none, acquisition of X1/X2/X3 inputs at trigger time, trigger source (for OR trigger) 128 bit = 16 bytes Size per stamp External trigger Ext X1, X2, X3 External trigger type Single level comparator 3.3V LVTTL logic inputs For electrical specifications refer to "Multi Purpose I/O lines" section. External trigger impedance software programmable  $50 \Omega / 5 k\Omega$ External trigger input level ±5 V (5 kΩ), ±2.5 V (50 Ω), External trigger over voltage protection  $\pm 20$  V (5 k $\Omega$ ), 5 Vrms (50  $\Omega$ ) External trigger sensitivity (minimum required signal swing) 200 mVpp ±5 V in steps of 1 mV External trigger level software programmable DC to 400 MHz DC to 300 MHz External trigger bandwidth 50 Ω n.a. DC to 125 MHz  $5~\text{k}\Omega$ Minimum external trigger pulse width  $\geq 2$  samples  $\geq 2$  samples **Multi Purpose I/O lines** Number of multi purpose output lines one, named XO Number of multi purpose input/output lines three, named X1, X2, X3 Multi Purpose line χo X1, X2, X3 Synchronous Digital-In, Asynchronous Digital-In, Timestamp Reference Clock, Logic trigger Input: available signal types software programmable n.a. 3.3 V LVTTL Input: sianal levels n.a. Input: impedance n a  $10~\text{k}\Omega$  to 3.3~VInput: maximum voltage level -0.5 V to +4.0 V n.a. 125 MHz Input: maximum bandwidth n.a.

Output: impedance
Output: drive strength
Output: type / signal levels

Output: available signal types

Output: update rate (synchronous modes)

Run-, Arm-, Trigger-Output, Asynchronous Digital-Out, ADC Clock Output

software programmable

50  $\Omega$  Capable of driving 50  $\Omega$  loads, maximum drive strength ±48 mA 3.3V LVTTL, TTL compatible for high impedance loads

Run-, Arm-, Trigger-Output, Asynchronous Digital-Out

sampling clock

#### Option M2p.xxxx-DigFX2 / M2p.xxxx-DigSMB common

3.3 V LVTTL Input: signal levels Input: impedance 10  $k\Omega$  to 3.3 V Input: maximum voltage level -0.5 V to +4.0 V Input: maximum bandwidth 125 MHz

Input: available signal types Synchronous Digital-In (M2p.59xx only), Asynchronous Digital-In software programmable

Output: available signal types software programmable Run-, Arm-, Trigger-Output, Synchronous Digital-Out (M2p.65xx only), Asynchronous Digital-Out

Output: update rate (synchronous modes) sampling clock

Output: type / signal levels 3.3V LVTTL, TTL compatible for high impedance loads

#### Option M2p.xxxx-DigFX2 specific

Number of additional multi-purpose I/O lines 16 (X4 to X19)

Card width with installed option Requires one additional slot left of the main card's bracket, on "solder side" of the PCle card 1 x 40 pole half pitch (Hirose FX2 series, one adapter cable to IDC connector in standard Connector

2.54mm prich included (Cab-d40xxxx). 4 x SMB male, (jumper selectable between FX2/SMB for: X12, X13, X18 and X19))

Connector on card: Hirose FX2B-40PA-1.27DSL Flat ribbon cable connector: Hirose FX2B-40SA-1.27R

Output: impedance FX2: 90  $\Omega$  , SMB: 50  $\Omega$ 

Output: drive strength Capable of driving 90  $\Omega$  loads (FX2), 50  $\Omega$  loads (SMB), maximum drive strength ±48 mA

Compatibility Pinning compatible with M2i.xxxx-dig option and M2i.70xx connectors

## Option M2p.xxxx-DigSMB specific

Number of additional multi purpose I/O lines 16 (X4 to X19)

Card width with installed option Requires one additional slot left of the main card's bracket, on "solder side" of the PCIe card

Connectors on bracket 10 x SMB male (X4 to X13) Internal connectors 6 x SMB male (X14 to X19)

Output: impedance 50 Ω

Output: drive strength Capable of driving 50  $\Omega$  loads, maximum drive strength ±48 mA

#### Clock

Clock Modes software programmable internal PLL, external clock, external reference clock, sync Internal clock range (PLL mode) software programmable see "Clock Limitations and Bandwidth" table below

Internal clock accuracy after warm-up  $\leq$  ± 1.0 ppm (at time of calibration in production) Internal clock aging  $\leq$  ±0.5 ppm / year

PLL clock setup granularity (int. or ext. reference) 1 Hz

External reference clock range software programmable 128 kHz up to 125 MHz

Direct external clock to internal clock delay 4.3 ns

Direct external clock range see "Clock Limitations and Bandwidth" table below Direct external clock minimum LOW/HIGH time see "Clock Limitations and Bandwidth" table below

External clock type Single level comparator

External clock input level  $\pm 5 \text{ V } (5 \text{ k}\Omega), \pm 2.5 \text{ V } (50 \Omega),$ 

External clock input impedance software programmable 50 Ω / 5 kΩ

External clock over voltage protection  $\pm 20 \text{ V } (5 \text{ k}\Omega), 5 \text{ Vrms } (50 \Omega)$ 200 mVpp

External clock sensitivity (minimum required signal swing)

External clock level software programmable

±5 V in steps of 1 mV External clock edge risina edae used 45% - 55% External reference clock input duty cycle

Clock output electrical specification

Available via Multi Purpose output XO. Refer to "Multi Purpose I/O lines" section.

Synchronization clock multiplier  ${}_{\!\!\!\!/} N''$  for different clocks on synchronized cards N being a multiplier (1, 2, 3, 4, 5, ... Max) of the card with the currently slowest sampling clock. The card maximum (see "Clock Limitations and Bandwidth" table below) must not be exceeded. software programmable

40-pole half pitch (Hirose FX2)

Cable-Type: Cab-d40-xx-xx

ABA mode clock divider for slow clock 8 up to (64k - 8) in steps of 8 software programmable

on extra bracket

Channel to channel skew on one card < 200 ps (typical) Skew between star-hub synchronized cards < 100 ps (typical)

### **Connectors**

Option M2p.xxxx.DigFX2

Analog SMB male (one for each single-ended input/output) Cable-Type: Cab-3f-xx-xx Trigger Input SMB male Cable-Type: Cab-3f-xx-xx Clock Input SMB male Cable-Type: Cab-3f-xx-xx MMCX female (4 lines) Standard Multi Purpose I/O Cable-Type: Cab-1 m-xx-xx Option M2p.xxxx-DigSMB on extra bracket SMB male Cable-Type: Cab-3f-xx-xx

#### **Environmental and Physical Details**

Dimension (Single Card) type M2p.65x3, M2p.65x8, M2p.654x or M2p.657x L x H x W: 168 mm (½ PCle length) x 107 mm x 30 mm. Requires one additional slot right of the main card's bracket, on "component side" of the PCle card. 8 channel AWG or High power AWG

Dimension (all other single cards) L x H x W: 168 mm ( $\frac{1}{2}$  PCIe length) x 107 mm x 20 mm (single slot width)

Dimension (with -SH6tm or -SH16tm installed) Extends W by 1 slot right of the main card's bracket, on "component side" of the PCle card.

Dimension (with -SH6ex or -SH16ex installed) Extends L to 245 mm (3/4 PCle length) at the back of the PCle card

Dimension (with -DigSMB or -DigFX2 installed) Extends W by 1 slot left of the main card's bracket, on "solder side" of the PCle card. Weight (M2p.59xx, M2p.75xx series)

215 g maximum Weight (M2p.65x0, M2p.65x1, M2p.65x6 series) maximum 195 g Weight (M2p.65x3, 65x8, 654x, 657x series) maximum 305 g Weight (Star-Hub Option -SH6ex, -SH6tm) including 6 sync cables 65 g Weight (Star-Hub Option -SH16ex, -SH16tm) 90 g including 16 sync cables Weight (Option -DigSMB) 50 g Weight (Option -DigFX2) 60 g Warm up time 10 minutes Operating temperature 0 °C to 40 °C

-10 °C to 70 °C Storage temperature 10% to 90% Humidity

1 or 2 cards 470 mm x 250 mm x 130 cm Dimension of packing

Volume weight of packing 1 or 2 cards 4 kgs

### **PCI Express specific details**

PCle slot type x4, Generation 1 PCle slot compatibility (physical) x4, x8, x16

PCIe slot compatibility (electrical) x1, x2, x4, x8, x16 with Generation 1, Generation 2, Generation 3, Generation 4

> 700 MB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCle x4 Gen1) Sustained streaming mode

(Card-to-System: M2p.59xx or M2p.75xx) > 700 MB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCle x4 Gen1)

Sustained streaming mode (System-to-Card: M2p.65xx or M2p.75xx)

### **Certification, Compliance, Warranty**

EMC Immunity Compliant with CE Mark EMC Emission Compliant with CE Mark

Product warranty 5 years starting with the day of delivery

Software and firmware updates Life-time, free of charge

### **Power Consumption**

	3.3V	12V	Total
M2p.59x0, 59x1, 59x2	0.1 A	1.1 A	13.6 W
M2p.59x3, 59x6, 59x8	0.1 A	1.5 A	18.4 W

#### **MTBF**

MTBF 100000 hours

## **Clock Limitations and Bandwidth**

	M2p.591x, DN2.591-xx DN6.591-xx	M2p.592x, DN2.592-xx DN6.592-xx	M2p.593x DN2.593-xx DN6.593-xx DN2.803-xx DN2.813-xx	M2p.594x	M2p.596x DN2.596-xx DN6.596-xx DN2.806-xx DN2.816-xx
max internal clock (non-synchronized cards)	5 MS/s	20 MS/s	40 MS/s	80 MS/s	125 MS/s
min internal clock (non-synchronized cards)	1 kS/s	1 kS/s	1 kS/s	1 kS/s	1 kS/s
max internal clock (cards synchronized via star-hub)	5 MS/s	20 MS/s	40 MS/s	80 MS/s	125 MS/s
min internal clock (cards synchronized via star-hub)	128 kS/s	128 kS/s	128 kS/s	128 kS/s	128 kS/s
max direct external clock	5 MS/s	20 MS/s	40 MS/s	80 MS/s	125 MS/s
min direct external clock	1 MS/s	1 MS/s	1 MS/s	1 MS/s	1 MS/s
min direct external clock LOW time	25 ns	25 ns	4 ns	4 ns	4 ns
min direct external clock HIGH time	25 ns	25 ns	4 ns	4 ns	4 ns
-3 dB analog input bandwidth	> 2.0 MHz	> 10 MHz	> 20 MHz	> 40 MHz	> 60 MHz
-3 dB analog input bandwidth, digital filter de-activated	> 2.5 MHz	n.a.	n.a.	n.a.	n.a.

## RMS Noise Level (Zero Noise), typical figures

	M2p.591x, DN2.591-xx, DN6.591-xx digital filtering active											
Input Range	±200 m	±200 mV ±500 mV ±1 ±2 V ±5 V ±10										0 V
Voltage resolution	6.1 μV		15.3 μV		30.5 μV		61.0 μV		152.6 μV		305.2 μV	
50 Ω	<1.5 LSB <1	0 μV	<1.2 LSB	<19 μV	<1.0 LSB	<31 μV	<3.0 LSB	<183 μV	<1.6 LSB	<245 μV	<1.2 LSB	<367 μV
1 ΜΩ	<1.5 LSB <1	0 μV	<1.2 LSB	<19 μV	<1.0 LSB	<31 μV	<3.0 LSB	<183 μV	<1.6 LSB	<245 μV	<1.2 LSB	<367 μV

		M2p.592x, DN2.592-xx, DN6.592-xx											
Input Range	±20	0 mV	±50	0 mV	3	:1	±2 V		±5 V		±10 V		
Voltage resolution	6.1	6.1 μV		15.3 μV		30.5 μV		61.0 μV		152.6 μV		305.2 μV	
50 Ω	<4.0 LSB	<25 μV	<2.6 LSB	<40 μV	<2.1 LSB	<65 μV	<4.3 LSB	<263 μV	<2.6 LSB	<397 μV	<2.1 LSB	<641 μV	
1 ΜΩ	<4.5 LSB	<28 μV	<3.0 LSB	<46 μV	<2.5 LSB	<107 μV	<4.5 LSB	<275 μV	<3.0 LSB	<458 μV	<2.5 LSB	<763 μV	

		M2p.593x, DN2.593-xx, DN6.593-xx, DN2.803-xx, DN2.813-xx										
Input Range	±20	0 mV	±50	0 mV	3	:1	±	2 V	±	5 V	±1	0 V
Voltage resolution	6.1 μV		15.3 μV		30.5 μV		61.0 μV		152.6 μV		305.2 μV	
50 Ω	<6.0 LSB	<37 μV	<5.0 LSB	<77 μV	<4.5 LSB	<138 μV	<6.5 LSB	<397 μV	<5.0 LSB	<763 μV	<4.5 LSB	<1.4 mV
1 ΜΩ	<6.5 LSB	<40 μV	<5.0 LSB	<77 μV	<4.5 LSB	<138 μV	<6.5 LSB	<397 μV	<5.0 LSB	<763 μV	<4.5 LSB	<1.4 mV

		M2p.594x										
Input Range	±20	0 mV	±50	0 mV	=	<u>:</u> 1	±	2 V	±	5 V	±1	0 V
Voltage resolution	6.1 μV		15.3 μV		30.5 μV		61.0 μV		152.6 μV		305.2 μV	
50 Ω	<7.0 LSB	<43 µV	<5.5 LSB	<85 µV	<4.5 LSB	<138 µV	<7.5 LSB	<458 μV	<5.5 LSB	<840 µV	<4.5 LSB	<1.4 mV
1 ΜΩ	<7.5 LSB	<46 µV	<5.8 LSB	<89 µV	<4.5 LSB	<138 µV	<7.7 LSB	<470 µV	<5.8 LSB	<886 µV	<4.5 LSB	<1.4 mV

		M2p.596x, DN2.596-xx, DN6.596-xx, DN2.806-xx, DN2.816-xx											
Input Range	±20	±200 mV ±500 mV ±1		±2 V		±5 V		±1	0 V				
Voltage resolution	6.	6.1 μV		15.3 μV		30.5 μV		61.0 μV		152.6 μV		305.2 μV	
50 Ω	<9.0 LSB	<55μV	<6.8 LSB	<104 μV	<5.5 LSB	<168 μV	<9.0 LSB	<550 μV	<6.8 LSB	<1.1 mV	<5.5 LSB	<1.7 mV	
1 ΜΩ	<9.5 LSB	<58μV	<7.1 LSB	<109 μV	<5.5 LSB	<168 μV	<9.5 LSB	<580 μV	<7.1 LSB	<1.1 mV	<5.5 LSB	<1.7 mV	

# **Dynamic Parameters, typical figures**

		M2p.591x, DN2.591-xx, DN6.591-xx digital filtering active										
Test - sampling rate		_ 5 MS/s										
Input Range	±200	±200 mV ±500 mV ±1 V ±2 V										
Test Signal Frequency	20 kHz	20 kHz						1 MHz				
SNR (typ)	≥ 83.5 dB	≥ 82.8 dB	≥ 85.0 dB	≥ 84.9 dB	≥ 86.2 dB	≥ 85.7 dB	n.a.	n.a.				
THD (typ)	(≤ 84.4 dB)	≤-93.5 dB	(≤ 86.3 dB)	≤-93.1 dB	(≤ 86.9 dB)	≤-91.8 dB	n.a.	n.a.				
SFDR (typ), excl. harm.	≥ 103.0 dB	≥ 103.0 dB	$\geq$ 104.0 dB	≥ 107.0 dB	≥ 103.0 dB	≥ 107.0 dB	n.a.	n.a.				
ENOB (based on SNR)	≥ 13.6 LSB	≥ 13.4 LSB	≥ 13.8 LSB	≥ 13.8 LSB	≥ 14.0 LSB	≥ 13.9 LSB	n.a.	n.a.				
ENOB (based on SINAD)	≥ 13.1 LSB	≥ 13.4 LSB	≥ 13.4 LSB	≥ 13.7 LSB	≥ 13.6 LSB	≥ 13.8 LSB	n.a.	n.a.				

		M2p.591x, DN2.591-xx, DN6.591-xx digital filtering active										
Test - sampling rate	3 M	S/s	1 M	iS/s	500	kS/s	200	kS/s				
Input Range	±200 mV	±1 V	±200 mV	±1 V	±200 mV	±1 V	±200 mV	±1 V				
Test Signal Frequency	20	кHz	20 kHz 20 kHz				20 kHz					
Input bandwidth due to digital filter	1.2 /	МHz	400	kHz	200	klHz	80 kHz					
SNR (typ)	≥ 85.3 dB	≥ 86.6 dB	≥ 87.2 dB	≥ 89.1 dB	≥ 86.2 dB	≥ 89.7 dB	≥ 86.4 dB	≥ 89.4 dB				
THD (typ)	(≤ 88.9 dB)	(≤ -88.5 dB)	(≤ 86.4 dB)	(≤-88.6 dB)	(≤ 86.9 dB)	(≤-90.8 dB)	(≤ 89.7 dB)	(≤-93.8 dB)				
SFDR (typ), excl. harm.	≥ 103.1 dB	≥ 103.6 dB	≥ 102.8 dB	≥ 105.6 dB	≥ 103.1 dB	≥ 103.1 dB	≥ 103.1 dB	≥ 103.5 dB				
ENOB (based on SNR)	≥ 13.9 LSB	≥ 14.1 LSB	≥ 14.2 LSB	≥ 14.5 LSB	≥ 14.0 LSB	≥ 14.6 LSB	≥ 14.1 LSB	≥ 14.6 LSB				
ENOB (based on SINAD)	≥ 13.5 LSB	≥ 13.7 LSB	≥ 13.6 LSB	≥ 14.0 LSB	≥ 13.6 LSB	$\geq 14.2 \; LSB$	≥ 13.8 LSB	≥ 14.3 LSB				

(20 kHz measurements are missing the correct bandpass filter and therefore show a larger THD that is coming from the generator)

		M2p.592x, DN2.592-xx, DN6.592-xx										
Test - sampling rate		20 MS/s										
Input Range	±200	±200 mV ±500 mV ±1 V ±2 V										
Test Signal Frequency	1 MHz	n.a.	1 MHz	n.a.	1 MHz	n.a.	1 MHz	n.a.				
SNR (typ)	≥77.2 dB	n.a.	≥79.8 dB	n.a.	≥ 81.0 dB	n.a.	≥75.0 dB	n.a.				
THD (typ)	≤ 92.5 dB	n.a.	≤-92.8 dB	n.a.	≤-89.5 dB	n.a.	≤-76.5 dB	n.a.				
SFDR (typ), excl. harm.	≥ 103.0 dB	n.a.	≥ 103.0 dB	n.a.	≥ 105.0 dB	n.a.	≥ 93.0 dB	n.a.				
ENOB (based on SNR)	≥ 12.5 LSB	n.a.	≥ 13.0 LSB	n.a.	≥ 13.2 LSB	n.a.	≥ 12.2 LSB	n.a.				
ENOB (based on SINAD)	≥ 12.5 LSB	n.a.	≥ 13.0 LSB	n.a.	≥ 13.1 LSB	n.a.	≥ 11.8 LSB	n.a.				


	Ш	M2p.593x, DN2.593-xx, DN6.593-xx, DN2.803-xx, DN2.813-xx											
Test - sampling rate		40 MS/s											
Input Range	±20	±200 mV ±500 mV ±1 ±2											
Test Signal Frequency	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz					
SNR (typ)	≥73.0 dB	≥ 72.6 dB	≥74.6 dB	≥74.4 dB	≥ 75.3 dB	≥ 75.3 dB	≥71.9 dB	≥71.8 dB					
THD (typ)	≤-87.8 dB	≤-67.0 dB	≤-89.0 dB	≤-67.0 dB	≤-86.1 dB	≤-67.2 dB	≤-79.0 dB	≤ -67.2 dB					
SFDR (typ), excl. harm.	≥ 98.3 dB	≥ 96.5 dB	≥ 98.8 dB	≥ 99.5 dB	≥ 101.0 dB	$\geq$ 100.0 dB	≥ 81.7 dB	≥ 91.3 dB					
ENOB (based on SNR)	≥ 11.8 LSB	≥ 11.8 LSB	≥ 12.1 LSB	≥ 12.0 LSB	≥ 12.2 LSB	≥ 12.2 LSB	≥ 11.7 LSB	≥ 11.6 LSB					
ENOB (based on SINAD)	≥ 11.8 LSB	≥ 10.7 LSB	≥ 12.1 LSB	≥ 10.7 LSB	≥ 12.2 LSB	≥ 10.8 LSB	≥ 11.6 LSB	≥ 10.7 LSB					

		M2p.594x										
Test - sampling rate		_ 80 MS/s										
Input Range		±200	) mV	±500 mV ±			1	±2 V				
Test Signal Frequency		1 MHz 10 MHz		1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz			
SNR (typ)	≥ 7	0.6 dB	≥70.5 dB	≥ 72.9 dB	≥72.8 dB	≥74.2 dB	≥ 74.2 dB	≥ 69.8 dB	≥ 69.8 dB			
THD (typ)	≤-8	7.3 dB	≤-76.9 dB	≤-86.6 dB	≤-76.3 dB	≤-84.8 dB	≤-70.1 dB	≤-79.0 dB	≤-77.9 dB			
SFDR (typ), excl. harm.	≥ 9	7.5 dB	$\geq 105.0 \text{ dB}$	≥ 101.0 dB	$\geq$ 104.0 dB	≥ 100.0 dB	$\geq$ 100.0 dB	≥ 96.9 dB	≥ 96.6 dB			
ENOB (based on SNR)	≥ 1	1.4 LSB	≥ 11.4 LSB	≥ 11.8 LSB	≥ 11.8 LSB	≥ 12.0 LSB	≥ 12.0 LSB	≥ 11.2 LSB	≥ 11.2 LSB			
ENOB (based on SINAD)	≥ 1	1.4 LSB	≥ 11.3 LSB	≥ 11.8 LSB	≥ 11.5 LSB	≥ 12.0 LSB	≥ 11.1 LSB	≥ 11.2 LSB	≥ 11.2 LSB			

		M2p.596x, DN2.596-xx, DN6.596-xx, DN2.806-xx, DN2.816-xx										
Test - sampling rate		125 MS/s										
Input Range	±200 mV ±500 mV ±1 V ±							±2 V				
Test Signal Frequency	1 MHz	10 MHz	40 MHz	1 MHz	10 MHz	40 MHz	1 MHz	10 MHz	40 MHz	1 MHz	10 MHz	40 MHz
SNR (typ)	≥ 68.1 dB	≥ 66.2 dB	≥ 65.5 dB	≥ 70.5 dB	≥ 69.9 dB	≥ 68.7 dB	≥73.3 dB	≥72.7 dB	≥71.5 dB	≥ 67.8 dB	≥ 65.8 dB	≥ 65.1 dB
THD (typ)	≤-81.5 dB	≤-74.5 dB	≤-53.7 dB	≤-82.5 dB	≤-77.6 dB	≤-55.3 dB	≤-83.3 dB	≤-68.9 dB	≤-57.3 dB	≤-78.0 dB	≤-75.6 dB	≤-53.7 dB
SFDR (typ), excl. harm.	≥ 95.0 dB	≥ 93.4 dB	$\geq 92.3~dB$	≥ 97.5 dB	≥ 96.8 dB	≥ 94.0 dB	≥ 98.5 dB	≥ 98.1 dB	≥ 96.4 dB	≥ 91.5 dB	≥ 89.0 dB	$\geq$ 89.0 dB
ENOB (based on SNR)	≥ 11.0 LSB	≥ 10.7 LSB	≥ 10.6 LSB	≥ 11.4 LSB	≥ 11.3 LSB	≥ 11.1 LSB	≥ 11.8 LSB	≥ 11.8 LSB	≥ 11.6 LSB	≥ 11.0 LSB	≥ 10.6 LSB	≥ 10.5 LSB
ENOB (based on SINAD)	≥ 11.0 LSB	≥ 10.6 LSB	≥ 8.6 LSB	≥ 11.4 LSB	≥ 11.1 LSB	≥ 8.9 LSB	≥ 11.7 LSB	≥ 11.0 LSB	≥ 9.2 LSB	≥ 10.9 LSB	≥ 10.6 LSB	≥ 8.6 LSB

Dynamic parameters are measured at  $\pm 1~V$  input range (if no other range is stated) and  $50\Omega$  termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave generated by a signal generator and a matching bandpass filter. Amplitude is >99% of FSR. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits.

# Hardware block diagram



## **Order Information**

The card is delivered with 512 MSample on-board memory and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, ABA mode and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), IVI, .NET, Delphi, Java, Python, Julia and a Base license of the oscilloscope software SBench 6 are included.

## Adapter cables are not included. Please order separately!

### PCI Express x4

Order no.	A/D Resolution	Standard mem	Single-Er	nded Inputs	Differenti	ial Inputs	
M2p.5911-x4	16 Bit	512 MSample	2 channels	5 MS/s	2 channels	5 MS/s	
M2p.5912-x4	16 Bit	512 MSample	4 channels	5 MS/s	2 channels	5 MS/s	
M2p.5916-x4	16 Bit	512 MSample	4 channels	5 MS/s	4 channels	5 MS/s	
M2p.5913-x4	16 Bit	512 MSample	8 channels	5 MS/s	4 channels	5 MS/s	
M2p.5920-x4	16 Bit	512 MSample	1 channel	20 MS/s	1 channel	20 MS/s	OEM only
M2p.5921-x4	16 Bit	512 MSample	2 channels	20 MS/s	2 channels	20 MS/s	
M2p.5922-x4	16 Bit	512 MSample	4 channels	20 MS/s	2 channels	20 MS/s	
M2p.5926-x4	16 Bit	512 MSample	4 channels	20 MS/s	4 channels	20 MS/s	
M2p.5923-x4	16 Bit	512 MSample	8 channels	20 MS/s	4 channels	20 MS/s	
M2p.5930-x4	16 Bit	512 MSample	1 channel	40 MS/s	1 channel	40 MS/s	OEM only
M2p.5931-x4	16 Bit	512 MSample	2 channels	40 MS/s	2 channels	40 MS/s	
M2p.5932-x4	16 Bit	512 MSample	4 channels	40 MS/s	2 channels	40 MS/s	
M2p.5936-x4	16 Bit	512 MSample	4 channels	40 MS/s	4 channels	40 MS/s	
M2p.5933-x4	16 Bit	512 MSample	8 channels	40 MS/s	4 channels	40 MS/s	
M2p.5940-x4	16 Bit	512 MSample	1 channel	80 MS/s	1 channel	80 MS/s	
M2p.5941-x4	16 Bit	512 MSample	2 channels	80 MS/s	2 channels	80 MS/s	
M2p.5942-x4	16 Bit	512 MSample	4 channels	80 MS/s	2 channels	80 MS/s	
M2p.5946-x4	16 Bit	512 MSample	4 channels	80 MS/s	4 channels	80 MS/s	
M2p.5943-x4	16 Bit	512 MSample	8 channels	80 MS/s	4 channels	80 MS/s	
M2p.5960-x4	16 Bit	512 MSample	1 channel	125 MS/s	1 channel	125 MS/s	
M2p.5961-x4	16 Bit	512 MSample	2 channels	125 MS/s	2 channels	125 MS/s	
M2p.5962-x4	16 Bit	512 MSample	4 channels	125 MS/s	2 channels	125 MS/s	
M2p.5966-x4	16 Bit	512 MSample	4 channels	125 MS/s	4 channels	125 MS/s	
M2p.5968-x4	16 Bit	512 MSample	4 channels 8 channels	125 MS/s 80 MS/s		125 MS/s	

<b>Options</b>	Order no.	rder no. Option											
•	M2p.xxxx-SH6ex (1)	Synchron	ization Star-Hub for	up to 6 cards incl.	cables, only one slo	t width, card length	245 mm						
	M2p.xxxx-SH6tm (1)	Synchron	ization Star-Hub for	up to 6 cards incl.	cables, two slots wi	dth, standard card le	ength						
	M2p.xxxx-SH16ex (1)	Synchron	ization Star-Hub for	up to 16 cards incl	. cables, only one s	lot width, card lengt	h 245 mm						
	M2p.xxxx-SH16tm (1)	Synchron	ization Star-Hub for	up to 16 cards incl	. cables, two slots w	vidth, standard card	length						
	M2p.xxxx-DigFX2	16 additi	onal multi-purpose I	O lines on separat	e slot bracket, FX2 o	connector (incl. Cab	-d40-idc-100)						
	M2p.xxxx-DigSMB	16 additi	onal multi-purpose I	/O lines, 10 on se	parate slot bracket,	6 internal connector	rs						
	M2p-upgrade	Upgrade	Upgrade for M2p.xxxx: Later installation of options Star-Hub or Dig.										
<u>Services</u>	Order no.												
	Recal	Recalibration at Spectrum incl. calibration protocol											
<u>Cables</u>			Order no.										
	for Connections	Length	to BNC male	to BNC female	to SMA male	to SMA female	to SMB female						
	Analog/Clock-In/Trig-In /Option DigSMB	80 cm	Cab-3f-9m-80	Cab-3f-9f-80	Cab-3f-3mA-80	Cab-3f-3fA-80	Cab-3f-3f-80						
	Analog/Clock-In/Trig-In /Option DigSMB	200 cm	Cab-3f-9m-200	Cab-3f-9f-200	Cab-3f-3mA-200	Cab-3f-3fA-200	Cab-3f-3f-200						
	Probes (short)	5 cm		Cab-3f-9f-5									
	Clk-Out/Trig-Out/Extra	80 cm	Cab-1 m-9 m-80	Cab-1m-9f-80	Cab-1 m-3 mA-80	Cab-1m-3fA-80	Cab-1m-3f-80						
	Clk-Out/Trig-Out/Extra 200 cm												
	Information	The stand	ard adapter cables	are based on RG12	74 cables and have	a nominal attenuati	ion of 0.3 dB/m at	100 MHz.					
			to 2x20 pole IDC	to 40 pole FX2									
	M2p.xxxx-DigFX2	100 cm	Cab-d40-idc-100	Cab-d40-d40-100	)								
<u>Amplifiers</u>	Order no.	Bandwidt	h Connection	Input Impe	dance Coupling	Amplification							
	SPA.1412 (2)	200 MHz	z BNC	1 MOhm	AC/DC	x10/x100 (20	0/40 dB)						
	SPA.1411 (2)	200 MHz	z BNC	50 Ohm	AC/DC	x10/x100 (20	0/40 dB)						
	SPA.1232 (2)	10 MHz	BNC	1 MOhm	AC/DC	x100/x1000	(40/60 dB)						
	SPA.1231 (2)	10 MHz	BNC	50 Ohm	AC/DC	x100/x1000							
	Information	ually swit	chable settings. An	external power sup	A female connection ply for 100 to 240 to I matching the conne	VAC is included. Ple	ase be sure to orde	ble offset, man- r an adapter					
Software SBench6	Order no.												
Jonware Jbencho	SBench6	Rasa yers	ion included in deli	vonv. Supports stans	dard mode for one o	ard							
	SBenchó-Pro				xport/import, calcul								
	SBenchó-Multi				dles multiple synchr		system.						
	Volume Licenses		k Spectrum for deta				-,						
Software Options	Order no.												
•	SPc-RServer	Remote S	erver Software Pack	age - LAN remote o	access for M2i/M3i	/M4i/M4x/M2p co	ards						
	SPc-RServer  Remote Server Software Package - LAN remote access for M2i/M3i/M4i/M4x/M2p cards  SPc-SCAPP  Spectrum's CUDA Access for Parallel Processing - SDK for direct data transfer between Spectrum and CUDA GPU. Includes RDMA activation and examples.												

### Technical changes and printing errors possible

Electrical changes and printing errors possible

SBench, digitizerNETBOX, generatorNETBOX and hybridNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows 98, Windows NT, Windows NT,

(c) Spectrum GmbH

11

 $<sup>^{(1)}</sup>$ : Just one of the options can be installed on a card at a time.  $^{(2)}$ : Third party product with warranty differing from our export conditions. No volume rebate possible.