Verilog Modeling

- 1. Modeling Style
- 2. Verilog Modeling
 - Multiplexer
 - Decoder
 - Encoder

Verilog Modeling Styles

- Dataflow modelling description of input-output relation of a circuit using continuous assignment statements.
- Behavioural modelling description of a circuit behaviour using procedural statements.
- Structural modelling description of a circuit using a set of interconnected components/modules.


Dataflow modeling

• Give<u>n a Boolean equation</u> $f = \overline{x1} \cdot \overline{x2} \cdot \overline{x3} + x1 \cdot \overline{x2} \cdot \overline{x3} + x1 \cdot x2 \cdot x3 + x1 \cdot x2 \cdot x3$

```
module func1 (x1,x2,x3, f);
    input x1,x2,x3;
    output f;
    assign f= (~x1&~x2&~x3) | (x1&~x2&~x3) | (x1&~x2&x3) | (x1&x2&x3);
endmodule
```

how about your 2-bit comparator?

Structural Modeling



Example

Endmodule

// mux2

```
/* 2-input multiplexor in gates */
module mux2 (in0, in1, select, out);
input in0,in1,select;
                                                                      w0
                                               select
output out;
                                                 in0
wire s0,w0,w1;
                                                 in1
not (s0, select);
                                                       Better specify
                           Multiple instances can share
and (w0, s0, in0),
                            the same "master" name.
    (w1, select, in1);
                                                      explicitly.
or (out, w0, w1);
```

Behavioural Modeling

```
module OR2(x,y,z);
                                          module mux4 (in0, in1, in2, in3, select,
                                          out);
input x,y;
                                          input in0,in1,in2,in3;
output z;
                                          input [1:0] select;
reg z;
                                          output out;
                                          reg out;
always@(x or y)
                                            always @ (in0 in1 in2 in3 select)
begin
                                                    case (select)
          if((x==0) \&\& (y==0)) z=0;
                                                    2'b00: out=in0;
          else z=1;
                                                    2'b01: out=in1;
end
                                                    2'b10: out=in2;
endmodule
                                                    2'b11: out=in3;
                                                    endcase
                                          endmodule // mux4
```

Example

```
module 2mux(in, select, out);
input [7:0] in;
input [1:0] select;
output [1:0] out;
mux4 mux4a(in[0], in[1], in[2], in[3], select, out[0]);
mux4 mux4b( .select(select), .in0(in[4]), .in1(in[5]),
in2(in[6]), in3(in[7]), .out(out[1]);
```


endmodule

Verilog Modeling

- 1. Modeling Style
- 2. Verilog Modeling
 - Multiplexer
 - Decoder
 - Encoder

Multiplexers/Selectors


Multiple input sources



Multiple output destinations

Multiplexers/Selectors: General Concept

- 2ⁿ data inputs, n control inputs, 1 output
- used to connect 2ⁿ points to a single point
- control signal pattern form binary index of input connected to output



Two alternative forms for a 2:1 Mux Truth Table

Mux in verilog

Dataflow Modeling

```
module mux2to1 (i1, i0, a, z);
input i1, i0, a;
output z;
assign z= (~a & i0) | (a & i1);
```

endmodule

```
Behavioral Modeling
```

```
module mux2to1 (i1, i0, a, z);

input i1, i0, a;

output reg z;

always @(i1, i0, a) begin

if(a) z=i1;

else z=i0;


end

endmodule
```

Structural Modeling


```
module mux2to1 (i1, i0, a, z);
input i1, i0, a;
output z;
wire w1,w2, w3;
not inv1(w1,a);
and and1(w2,w1,i0);
and and2(w3,a,i1);
or or1(z, w2,w3);
endmodule
```


Multiplexers/Selectors




$$Y = A' I_0 + A I_1$$

How about this?





$$Y = A' B' I_0 + A' B I_1 + A B' I_2 + A B I_3$$



$$Y = A' B' C' I_0 + A' B' C I_1 + A' B C' I_2 + A' B C I_3 + A B' C' I_4 + A B' C I_5 + A B C' I_6 + A B C I_7$$


MUX in verilog

```
module mux4to1 (s, in, z);
input [1:0] s;
input [3:0] in; //e.g. 4-bit bus
output reg z;
always @(s, in)
case(s)
2'b00: z=in[0];
2'b01: z=in[1];
2'b10: z=in[2];
2'b11: z=in[3];
endcase
endmodule
```

```
module mux2to1 (i1, i0, a, z);
input i1, i0, a;
output z;
wire w1,w2, w3;
```

```
module mux4to1 (s, in, z);
input [1:0] s;
input [3:0] in;
output reg z;
wire w1, w2;
mux2to1 mux1(i[3], i[2], s[0], w1);
mux2to1 mux2(i[1], i[0], s[0], w2);
mux2to1 mux3(w1, w2, s[1], z);
endmodule
```


Multiplexer/Selector: Expansion



Alternative 8:1 Mux Implementation

Control signals B and C simultaneously choose one of I₀-I₃ and I₄-I₇

Control signal A chooses which of the upper or lower MUX's output to gate to Y



Issue: implied memory

□reg:

variable retains old value when the variable is not assigned a new value under some condition.

☐ Example:
module mux4to1(en,x,z);
input en,x;
output reg z;
always @(en or x)
if(en)
z=x;
endmodule

Multiplexer/Selector: Implementing logic functions


2ⁿ⁻¹:1 multiplexer can implement any function of n variables

n-1 control variables; remaining variable is a data input to the mux


Example:

$$F(A,B,C) = m_0 + m_2 + m_6 + m_7$$

= A' B' C' + A' B C' + A B C' + A B C
= A' B' (C') + A' B (C') + A B' (0) + A B (1)




| Α | В | С | F | |
|---|---|---|---|-------------------------|
| 0 | 0 | 0 | 1 | $\overline{\mathbf{c}}$ |
| 0 | 0 | 1 | 0 | |
| 0 | 1 | 0 | 1 | $\overline{\mathbf{c}}$ |
| 0 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 0 | ^ |
| 1 | 0 | 1 | 0 | <u> </u> |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | ١ |
| | | | | |




Decoders

General decoder structule




- Typically n inputs, 2^n outputs
 - 2-to-4, 3-to-8, 4-to-16, etc
- Control inputs (called select S) represent Binary index of output to which the input is connected
- Data input usually called "enable" (G).

Binary 2-to-4 decoder



| li | nputs | | Outputs | | | | | |
|----|-------|----|---------|----|----|----|--|--|
| EN | l1 | Io | YЗ | Y2 | Y1 | Yo | | |
| 0 | х | x | 0 | 0 | 0 | 0 | | |
| 1 | O | 0 | 0 | O | 0 | 1 | | |
| 1 | O | 1 | 0 | O | 1 | O | | |
| 1 | 1 | 0 | 0 | 1 | 0 | O | | |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | | |



Note "x" (don't care) notation.

Decoder in Verilog #1

```
module decoder2by4_using_case (i, y, en);
input [1:0] i ;
input en;
output reg [3:0] y;
                                      Watch out the pairs!
                                       begin - end
                                       case – endcase
always @ (en or i)
                                       module – endmodule ,,,
begin
 y = 0;
⊣if (en) begin
  case (i)
    2'h0 : y = 4'h1;
                          // or [y3 y2 y1 y0] = 0001
    2'h1: y = 4'h2; // or [y3 y2 y1 y0] = 0010
    2'h2: y = 4'h4; // or [y3 y2 y1 y0] = 0100
    2'h3: y = 4'h8; // or [y3 y2 y1 y0] = 1000
   endcase
 end
end
endmodule
                                                                       19
```

Decoder in Verilog #2

wire [2:0] C;

assign LEDR = SW;

0

22

23

24

25

26

27

28

```
5
                                 //
                            6
                                 //
                                           0 0 0
                                                     'H'
                            7
                                 //
                                           0 0 1
                                                     1E1
                            8
                                 //
                                           0 1 0
                                                    11.1
                            9
                                 //
                                           0 1 1
                                                     101
                                 //
                           10
                                           1 0 0
                                                     ' ' Blank
                           11
                                 //
                                           1 0 1
                                                     ' ' Blank
                           12
                                 //
                                                     ' ' Blank
                                           1 1 0
                           13
                                 //
                                                     ' ' Blank
                                           1 1 1
                                 //
                           14
                                 // outputs: LEDR2-0 show the states of the switches
assign C[2:0] = SW[2:0];
                           15
                           16
                                 //
                                              HEXO displays the selected character
                           17
                                 module pro3 (SW, LEDR, HEXO);
                          18
                                    input [2:0] SW;
                                                                 // toggle switches
                           19
                                    output [2:0] LEDR;
                                                                 // red LEDs
                                    output [0:6] HEXO;
                                                                 // 7-seg display
                           20
                           21
                           22
                                    wire [2:0] C;
                           23
                           24
                                    assign LEDR = SW;
                           25
                                    assign C[2:0] = SW[2:0];
```

// Implements a circuit that can display five characters on a 7-segment

// inputs: SW2-0 selects the letter to display. The characters are:

```
29
30
31
32
33
34
35
36
37
38
                              3
39
40
               // the following equations describe HEX0[0-6] in cannonical SOP form
41
               assign \text{HEXO}[0] = \sim ((\sim \mathbb{C}[2] \& \sim \mathbb{C}[1] \& \mathbb{C}[0]) \mid (\sim \mathbb{C}[2] \& \mathbb{C}[1] \& \mathbb{C}[0]));
42
               assign \text{HEXO}[1] = \sim ((\sim \mathbb{C}[2] \& \sim \mathbb{C}[1] \& \sim \mathbb{C}[0]) \mid (\sim \mathbb{C}[2] \& \mathbb{C}[1] \& \mathbb{C}[0]));
43
               assign HEXO[2] = \sim ((\sim C[2] \& \sim C[1] \& \sim C[0])) | (\sim C[2] \& C[1] \& C[0]));
44
               assign \text{HEXO}[3] = \sim ((\sim \mathbb{C}[2] \& \sim \mathbb{C}[1] \& \mathbb{C}[0]) \mid (\sim \mathbb{C}[2] \& \mathbb{C}[1] \& \sim \mathbb{C}[0]) \mid
45
                    (~C[2] & C[1] & C[0]));
46
               assign \text{HEXO}[4] = \sim ((\sim \mathbb{C}[2] \& \sim \mathbb{C}[1] \& \sim \mathbb{C}[0]) \mid (\sim \mathbb{C}[2] \& \sim \mathbb{C}[1] \& \mathbb{C}[0]) \mid
47
                    (~C[2] & C[1] & ~C[0]) | (~C[2] & C[1] & C[0]));
48
               assign HEXO[5] = \sim ((\sim C[2] \& \sim C[1] \& \sim C[0]) \mid (\sim C[2] \& \sim C[1] \& C[0]) \mid
49
                    (~C[2] & C[1] & ~C[0]) | (~C[2] & C[1] & C[0]));
50
               assign HEXO[6] = \sim ((\sim C[2] \& \sim C[1] \& \sim C[0])) \mid (\sim C[2] \& \sim C[1] \& C[0]));
51
          endmodule
```

2

3

4


// display.

SW 2 1 0

Char

//

8-to-3 Bit Priority Encoder



| | Inputs | | | | | | | | | Outputs | | |
|---|--------|-------|-------|-------|-------|-------|-------|-------|-------|---------|-------|--|
| | D_7 | D_6 | D_5 | D_4 | D_3 | D_2 | D_1 | D_0 | Q_2 | Q_1 | Q_0 | |
| - | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | х | 0 | 0 | 1 | |
| | 0 | 0 | 0 | 0 | 0 | 1 | x | x | 0 | 1 | 0 | |
| | 0 | 0 | 0 | 0 | 1 | х | x | х | 0 | 1 | 1 | |
| | 0 | 0 | 0 | 1 | х | x | x | x | 1 | 0 | 0 | |
| | 0 | 0 | 1 | x | x | x | x | x | 1 | 0 | 1 | |
| | 0 | 1 | x | x | x | x | x | x | 1 | 1 | 0 | |
| | 1 | x | x | x | x | x | x | х | 1 | 1 | 1 | |


X = dont care

The priority encoders output corresponds to the currently active input which has the highest priority.

If input lines "D2", "D3" and "D5" are applied simultaneously the output code would be for input "D5" ("101") as this has the highest order out of the 3 inputs.

| | Inputs | | | | | | | | | Outputs | | |
|---|---|---|---|---|---|---|---|---|---|----------|---|--|
| | D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ | | | | | | | | | Q2 Q1 Q0 | | |
| - | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | х | 0 | 0 | 1 | |
| | 0 | 0 | 0 | 0 | 0 | 1 | х | х | 0 | 1 | 0 | |
| | 0 | 0 | 0 | 0 | 1 | x | х | х | 0 | 1 | 1 | |
| | 0 | 0 | 0 | 1 | х | x | х | х | 1 | 0 | 0 | |
| | 0 | 0 | 1 | х | х | х | х | х | 1 | 0 | 1 | |
| | 0 | 1 | х | х | х | x | х | х | 1 | 1 | 0 | |
| | 1 | х | х | х | х | х | х | х | 1 | 1 | 1 | |

X = dont care



$$\begin{split} Q_0 &= \sum \Bigl(\,\overline{D}_6 \Bigl(\,\overline{D}_4 \,\overline{D}_2 D_1 + \overline{D}_4 \,D_3 + D_5\,\Bigr) + D_7\,\Bigr) \\ Q_1 &= \sum \Bigl(\,\overline{D}_5 \,\overline{D}_4 \bigl(D_2 + D_3\bigr) + D_6 + D_7\,\Bigr) \\ Q_2 &= \sum \Bigl(\,D_4 + D_5 + D_6 + D_7\bigr) \end{split}$$


Outputs are calculated as:

```
Output Qo
Q_0 = \sum (1, 3, 5, 7)
          = \sum (\overline{D}_7 \overline{D}_6 \overline{D}_5 \overline{D}_4 \overline{D}_3 \overline{D}_2 D_1 + \overline{D}_7 \overline{D}_6 \overline{D}_5 \overline{D}_4 D_3 + \overline{D}_7 \overline{D}_6 D_5 + D_7)
          = \sum (\overline{D}_6 \overline{D}_4 \overline{D}_2 D_1 + \overline{D}_6 \overline{D}_4 D_3 + \overline{D}_6 D_5 + D_7)
         = \sum (\overline{D}_6 (\overline{D}_4 \overline{D}_2 D_1 + \overline{D}_4 D_3 + D_5) + D_7)
Output Q<sub>1</sub>
Q_1 = \sum (2, 3, 6, 7)
         = \sum (\overline{D}_7 \overline{D}_6 \overline{D}_5 \overline{D}_4 \overline{D}_3 D_2 + \overline{D}_7 \overline{D}_6 \overline{D}_5 \overline{D}_4 D_3 + \overline{D}_7 D_6 + D_7)
         = \sum ( \overline{D}_5 \overline{D}_4 D_2 + \overline{D}_5 \overline{D}_4 D_3 + D_6 + D_7 )
         = \sum (\overline{D}_5 \overline{D}_4 (D_2 + D_3) + D_6 + D_7)
Output Q2
Q_2 = \sum (4, 5, 6, 7)
          = \sum (\overline{D}_7 \overline{D}_8 \overline{D}_5 D_4 + \overline{D}_7 \overline{D}_8 D_5 + \overline{D}_7 D_6 + D_7)
          = \sum (D_4 + D_5 + D_6 + D_7)
```

8-to-3 Bit Priority Encoder

$$\begin{aligned} Q_0 &= \sum \Bigl(\overline{D}_6 \Bigl(\overline{D}_4 \overline{D}_2 D_1 + \overline{D}_4 D_3 + D_5 \Bigr) + D_7 \Bigr) \\ Q_1 &= \sum \Bigl(\overline{D}_5 \overline{D}_4 \bigl(D_2 + D_3 \bigr) + D_6 + D_7 \Bigr) \\ Q_2 &= \sum \bigl(D_4 + D_5 + D_6 + D_7 \bigr) \end{aligned}$$

These zero inputs would be ignored allowing the implementation of the final Boolean expression for the outputs of the 8-to-3 priority encoder.



8-to-3 Bit Priority Encoder in other modeling

```
// Priority encoder
module encode (A, valid, Y);
input [7:0] A;
                               // 8-bit input vector
output [2:0] Y;
                               // 3-bit encoded output
output valid;
                               // Asserted when an input is not all 0's
req [2:0] Y;
                               // target of assignment
req valid;
  always @(A) begin
    valid = 1:
    casex (A)
      8'bxxxxxxx1: Y = 0;
      8'bXXXXXX10: Y = 1;
      8'bxxxxx100: Y = 2;
      8'bxxxx1000: Y = 3;
      8'bXXX10000: Y = 4;
      8'bXX1000000: Y = 5;
      8'bX1000000: Y = 6;
      8'b100000000: Y = 7;
      default: begin
         valid = 0;
         Y = 3'bX; // Don't care when input is all 0's
      end.
    endcase
  end.
endmodule
```

Priority Encoder using if -else

```
Module
pri_encoder (a, i,
en );
output reg [2:0] a;
input en;
input [7:0] i;
always @ (en or i)
begin
  a = 0;
 if (en) begin
  if(i[1] == 1)
    a = 1;
  else if (i[2] == 1)
    a = 2;
   else if (i[3] == 1)
          a = 3;
```

```
else if (i[4] == 1)
    a = 4;
    else if (i[5] == 1)
    a = 5;
    else if(i[6] ==1)
    a = 6;
    else if(i[7]==1)
    a=7;
    end
    end
endmodule
```

8-to-3 Bit Priority Encoder in yet another modeling

```
module p encoder (D, Q);
          input [7:0] D;
 3
          output [2:0] Q;
 5
          assign Q = (D[7] == 1)? 3'b111:
                       (D[6]==1) ? 3'b110:
                       (D[5]==1) ? 3'b101:
                       (D[4]==1) ? 3'b100:
                       (D[3]==1) ? 3'b011:
10
                       (D[2]==1) ? 3'b010:
11
                       (D[1]==1) ? 3'b001:
12
                       (D[0]==1) ? 3'b000;
13
      endmodule
```

This modeling uses conditional operator.

(_____) ? A : C

You can do using "if, else ", too.

Revision of Verilog: if-else Statements

if statements allows the tool to decide, depending on the conditions specified, a statement is to be executed or not.

```
if( condition )
    statement;

if( reset )
    counter = 0;
else
    counter = counter + 1;
```

If there are more than one statements within an if block, we can combine them using begin -- end. We can also nest if-else statements as in these examples

```
if( reset )
begin
   counter <= 0;
   over flow <= 0;
end
else if ( counter == 15 )
begin
   counter <= 0;
   over flow <= 1;
end
else
begin
   counter <= counter + 1;
   over flow <= 0;
end
```

Case statement

endcase

Never foreget
Default!

Example

```
case (SEL2bit)
    00:SELO <= IN_A;
    01:SELO <= IN_B;
    default :
        SELO <= IN_C;
endcase</pre>
```

```
module MUX4 (A. S. F);
module MUX4 (A. S. F);
                                                                 input
                                                                        [3:0] A;
                 [3:0] A:
    input
                                                                        [1:0] S;
                                                                input
           [1:0] S;
    input
                                                                                 F;
                                                                 output
                  F;
    output
                                                                        F;
                                                                reg
            F;
    reg
                                         Compare!
                                                                  always @(A or S) begin
        always@(Aor S) begin
                                                                      if (S == 2'b00)
          case S
                                                                          F = A[0];
              2'b00 : F = A[0];
                                                                      else if (S == 2'b01)
              2'b01 : F = A[1];
                                                                          F = A[1];
              2'b10 : F = A[2];
                                                                      else if (S == 2'b10)
              default : F = A[3];
                                                                          F = A[2];
        endcase
                                                                       else
                                                                          F = A[3];
    end
                   Case statement
endmodule
                                                                       end
                                                                                   If statement
                                                              endmodule
```


for - loop


The <init> code is executed once.

The <test> code returns a true/false and is tested before each iteration.

The <body> and <end> codes are executed each iteration.

<u>example</u>





Procedural assignment

```
begin \sim end
always @ ( posedge CK or posedge RES ) begin
    if (RES==1'b1)(begin)
        a reg <= 1'b0;
        b reg <= 1'b0;</pre>
    end
    else if ( ENBL==1'b1 ) begin
        a reg <= a in;
        b_reg <= b_in;
    end
end
```

Processed in the order of statements in code.

Blocking and non-blocking assignments

```
Non-blocking
Blocking (operation Similar to S/W)
                                     always @ ( posedge CK )
always @ ( posedge CK )
                                     begin
begin
                                          A \leq DIN;
     A = DIN;
                                          B \leq A:
     B = A;
                                          C <= B;
     C = B;
                                     end
end
                     After compilation...
                                                       В
DIN _
                                      DIN
CK [
                                       CK
                  ⊃c
                        Strongly recommend using <= instead of =.
```


Assignment statement: simple combinational logic


- continuously operating (according to the change of inputs) logic
- for wire type signals only → do not keep the value

```
AND
 //AND
 module test(a,b,c);
 input a,b;
 output c;
 assign c = a \& b;
 endmodule
 //OR
 module test(a,b,c);
 input a,b;
 output c;
 assign c = a \mid b;
 endmodule
```

```
//Test回路
module test(A,B,C,D,E,F);
input A,B;
output C,D,E,F;

assign C = ~A & ~B;
assign D = ~A & B;
assign E = A & ~B;
assign F = A & B;
endmodule
```






function statement: for more complicated combinational logic

if statements and case statements can be used.

```
example: 2 to 4 decoder
module dec2to4 (in, out);
           input [1:0] in ;
           output [3:0] out;
     function [3:0] dec;
     input [1:0] in;
     begin
          case (in)
             0: dec = 4'b0001:
             1: dec = 4'b0010;
             2: dec = 4'b0100:
             3: dec = 4'b1000;
          endcase
     end
      endfunction
      assign out = dec (in);
endmodule
```



always statement: for sequential circuit

- Sequential logic triggered by clock, reset,,, uses always statement, for repeated operations in particular.
- In always blocks, reg are used. Assignment to wire is a grammatical error.
- Assignment to reg should use \leq . (= is likely to lead to mistakes.)

```
//加算演算子による4ビット・カウンタ
module counter(CLK,RESET,Q);
input CLK, RESET;
output [3:0] Q;
                                               always @ (event):
reg [3:0] Q;
                                               posedge:
always @ (posedge CLK or posedge RESET) begin
                                               At the risng edge of CLK or RESET,
  if (RESET = 1'b1)
                                               "begin - end" is executed always. !
Q <= 4'h0;
  else
                                               negedge for falling edge
Q \le Q + 4'h1;
  end
endmodule
```