

(2017) Manjul Singh

1.(a)

The bit size of a microprocessor is determined by the hardware, specifically the width of the data bus. The intel 8086 is a 16-bit processor because it can move 16 bits at a time over the data bus.

(b)

[2016 - 1(b)]

(c) A

Addressing mode: The different ways in which a processor can access data are called addressing modes.

There are several types of addressing modes.

Such as:

- i) Immediate addressing mode
- ii) Register addressing mode
- iii) Direct addressing mode
- iv) Register based indirect addressing mode.
- v) Register relative addressing mode.
- vi) Base indexed addressing mode.
- vii) Relative base indexed addressing mode.
- viii) Implied addressing mode.

- i) Immediate Addressing

mov CL, 012H

This instruction moves 012H immediately into CL register.

$$CL \leftarrow 012H$$

ii) Register AM:

mov AX, BX

This instruction copies the contents of BX register into AX register. $AX \leftarrow BX$

iii) Direct AM:

mov CL, [4321H]

This instruction moves data from location 4321H in the data segment in CL.

Here, the physical address is = 54321H

$CL \leftarrow [54321H]$

iv) Register based indirect AM:

mov [CX, BX]

This instruction moves a word from the

address pointed by BX and BX+1

in data segment into CL and CH

respectively. $CL \leftarrow DS:[BX]$, $CH \leftarrow DS:[BX+1]$

v) Register relative AM: [BX + 09H] → CL

→ CL ← DS:[BX + 09H]

MOV CL, [BX + 09H]

This instruction moves a byte from the address pointed by BX + 9 in the data segment to CL.

CL ← DS:[BX + 09H]

vi) Base indexed AM: [BX + SI] → CL

Mov CL, [BX + SI]

This instruction moves a byte from the address pointed by BX + SI in data segment to CL.

CL ← DS:[BX + SI]

vii) Relative base indexed AM:

mov CL, [BX + DX] + 20

This instruction moves a byte from the address pointed by BX+DX+20 in the data segment to CL. $CL \leftarrow DS: [BX+DX+20]$

viii) Implied AM:

In this mode, the operands are implied and are hence not specified in the instruction.

Example: STC

This sets the carry flag.

(d)

2(a)

The advantage of using assembly language instead of writing a program directly in machine language is,

It is easier to correct errors and modify program instructions. Assembly language has the same efficiency of execution as the machine level language. Because this is one-to-one translator between assembly language program and its corresponding machine language program.

(b)

The difference between unconditional jump and conditional jump is:

unconditional jump instruction:

Transfers the program sequence to the described memory address. Here no condition needs to be applied. Ex:

JMP label.

Conditional jump instruction:

Transfers the program sequence to the described memory address only, If, the condition is satisfied.

Example:

JE label
[Jump if equal]

mov cx, 600h

DLY: DEC CX

NOP

JNZ DLY

i) Hence Dec cx means if this instruction

will decrement the value of cx by 1.

so JNZ DLY instruction will execute

(600h - 1) = 5ffh that means 1535 times.

ii) If we want that JNZ DLY execute

120 times, then the program will be

mov cx, 079h

[121 in decimal]

DLY: DEC CX

NOP


JNZ DLY

—o—


(c)

i) AND BL, OAH

ii) MOV AX, [CX]



iii) IN AL, F0H



This means, the IN instruction will copy a byte from port F0H to AL.

(d)

The loop instruction decreases the CX register. Because CX register is used for looping by default. But, It doesn't affect the zero flag because zero flag is set when the corresponding result is zero. If compare between two values are equal then the difference will be zero. Then zero flag will be set. otherwise loop instruction does not affect zero flag.

Example :

mov cx, 05h

for:

ax, 01h

dx, 04h

cmp ax, bx
jne ~~not~~ equal
inc cx
loop for
~~not~~ equal is
net

Here, For loop instruction, cx will be decreased but ZF will not be set. When $ax=bx$, then the cmp ax,bx result will be zero, then ZF will set. That means loop instruction can't affect zero flag. So it's a bug.

3(c)

i) REP and LOOP

'REP' instruction means, repeat string instruction until specified conditions exist. of bracket before 200 and 199
'LOOP' means Jump to specified Label after auto decrement.
if $CX \neq 0$

ii) STC and STD

'STC' means set the carry flag. It
doesn't effect other flags.

'STD' means set the direction flag to
a '1'.

iii) JMP and JB

'JMP' means an unconditional jump to
a specified destination.

'JB' means Jump if below. This instruction
is used when referring to the

magnitude of unsigned numbers.

iv) ROL and RCL

'RCL' means rotate operand around to
the left through carry flag.

'ROL' means Rotate all bits of operand left.

Every instruction has its own designation.

Here, 8086 system frequency is 4MHz.

∴ Time for each clock cycle is $(\frac{1}{4\text{MHz}})$
 $= 0.25 \times 10^{-9} \text{ ns}$

for 5 seconds delay, clock cycle needed,

$$C_T = \frac{5}{0.25 \times 10^{-9}} = 2 \times 10^{10} \quad [For, \text{ mov bx, N})$$

$$C_o = 4$$

$$C_p = 4$$

$$AFF0H = A5040D$$

[For, Repeat:

mov cx, AFF0H

1st time

Now,

$$C_T = C_o + C_p + N[AFF0C_2 + 16] - 12 + 2 + 3$$

$$\therefore C_T = C_o + C_p + 810729N - 12$$

$$\therefore N = \frac{C_T + 12 - C_o - C_p}{810729} = \frac{(2 \times 10^{10}) + 12 - 4 - 4}{810729} \approx 24670 = 605EH \quad (\text{Ans.})$$

(c)

(d) There are 9 flag registers. 3 of them are control flags and 6 of them are status flag or condition flag register.

Function of condition flags

carry flag:

$CF \rightarrow [1 = \text{if unsigned overflow occurred}$
 $0 = \text{otherwise}]$

$AF \rightarrow [$ Auxiliary flag, set to 1 when an unsigned overflow for low nibble]

$PF \rightarrow [1 = \text{even number of } '1' \text{ bits}$
 $0 = \text{odd } " \text{ of } '1' "]$

$SF \rightarrow [1 = \text{when result is negative}$
 $0 = \text{otherwise}]$

$ZF \rightarrow [$ zero flag is set (1) when the result is zero]

$OF \rightarrow [$ overflow flag is set (1) when a signed overflow occurred]

Ques

(b, c) Shuru sin wa part

(d) 2016 → 3(b) (Same ans)

function of control flags:

Direction flag (DF) → 0 = processing is done forward

1 = processing is done backward

Interrupt flag IF → 1 = processor will recognize the interrupts from peripherals

0 = the interrupt will be ignored.

Trap flag, TF →
1 → it'll work in a single step mode.
after each instruction, one internal
interrupt is generated.
0 → otherwise