Digital Verification Diploma Project_1_Synchronous FIFO

Name: Hager Abd-Elmawgoud Ghouniem

Verification Plan

Α	В	С	D	E
Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1_RST	Check all outputs are low during reset	Directed at start of simulation		Assertions ensure wr_ack=0, overflow=0, underflow=0, full=0, empty=0, almostfull=0, almostempty=0
FIFO 2 WR ACK	Verify write acknowledgment when writing to non-full FIFO	Directed & random during simulation	Cover wr en=1 and full=0	Assertion ack_p checks wr_ack high when valid write occurs
FIFO 3 OVERFLOW	Verify overflow flag when writing to full FIFO	Directed & random	Cover wr_en=1 and full=1	Assertion overflow p ensures overflow flag high
FIFO_4_UNDERFLOW	Verify underflow flag when reading from empty FIFO	Directed & random	Cover rd_en=1 and empty=1	Assertion underflow_p ensures underflow flag high
FIFO_5_WR_PTR	Check write pointer increments correctly	Directed/random	Cover pointer wrap-around	Assertion wr_ptr_p checks increment on valid write
FIFO_6_RD_PTR	Check read pointer increments correctly	Directed/random	Cover pointer wrap-around	Assertion rd_ptr_p checks increment on valid read
FIFO_7_COUNT_W	Verify count increment during valid write	Directed/random	Cover write transitions	Assertion count_w_p ensures count = past(count)+1
FIFO_8_COUNT_R	Verify count decrement during valid read	Directed/random	Cover read transitions	Assertion count_r_p ensures count = past(count)-1
FIFO_9_COUNT_WR_PRI O	Simultaneous write/read on empty FIFO (write priority)	Directed/random	Cover (wr_en, rd_en) == 2'b11 with empty=1	Assertion count_write_priority_p ensures count increases
FIFO_10_COUNT_RD_PRI O	Simultaneous write/read on full FIFO (read priority)	Directed/random	Cover (wr_en, rd_en) == 2'b11 with full=1	Assertion count_read_priority_p ensures count decreases
FIFO_11_FULL_FLAG	Verify full flag asserted when FIFO full	Directed/random	Cover count == FIFO_DEPTH	Assertion ensures full == 1
FIFO_12_EMPTY_FLAG	Verify empty flag asserted when FIFO empty	Directed/random	Cover count == 0	Assertion ensures empty == 1
FIFO_13_ALMOSTFULL_F LAG	Verify almostfull asserted near full	Directed/random	Cover count == FIFO_DEPTH-1	Assertion ensures almostfull == 1
FIFO_14_ALMOSTEMPTY _FLAG	Verify almostempty asserted near empty	Directed/random	Cover count == 1	Assertion ensures almostempty == 1
FIFO_15_SCOREBOARD_ CMP	DUT output must match reference model	Random during simulation	Cover valid read operations	Scoreboard compares data_out and status flags
		_		
FIFO_16_CROSS_COVER AGE	Verify all cross combinations of signals for full verification completeness	Randomized simulation using FIFO_Cross_cg covergroup	Cross coverage between: wr_en, rd_en, full, empty, almostfull, almostempty, overflow, underflow lillegal bins: - write when full (without overflow) - read when empty (without underflow) Goal: Ensure all valid FIFO states are hit	Coverage report ensures all functional scenarios exercised
FIFO_17_FINAL_RST	Final reset check at end of simulation	Directed reset at end	Cover final reset event	Assertions ensure outputs return to idle state
FIFO 18 RANDOM TEST	Apply random traffic (stress test)	Constrained random	Cover all bins and cross points	Check no unexpected flags or mismatches

Files code:

o Top File code

o Interface File code

```
import shared_pkg::*;
interface FIFO_if (clk);
  parameter FIFO_WIDTH = 16;
  parameter FIFO_DEPTH = 8;
  input bit clk;
  bit wr_en, rd_en, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow;
  bit [FIFO_WIDTH-1:0] data_in , data_out;

modport DUT (input clk, data_in, rst_n, wr_en, rd_en,output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
  modport TEST (output data_in, rst_n, wr_en, rd_en,input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
  modport MONITOR (input clk, data_in, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
endinterface
```

Test File code

```
import shared_pkg::*;
import fifo_transaction_pkg::*;

module fifo_tb (FIFO_if.TEST fifo_vif);
    FIFO_transaction tr_tb = new();

initial begin

// reset label
    test_finished = 0;
    fifo_vif.rst_n = 0;
    @(negedge fifo_vif.clk);
    ->trigger;
    fifo_vif.rst_n = 1;
    @(negedge fifo_vif.clk);
    ->trigger;
    repeat(10000) begin

    assert(tr_tb.randomize());
    //getting_randomized_variables
    fifo_vif.wr_en = tr_tb.wr_en;
    fifo_vif.wr_en = tr_tb.wd.en;
    fifo_vif.rst_n = tr_tb.rd.en;
    fifo_vif.rst_n = tr_tb.rd.en;
    fifo_vif.rst_n = tr_tb.rd.en;
    fifo_vif.ger;
    end
    test_finished = 1;
    end
endmodule
```

Monitor File code

```
import shared_pkg::*;
import fifo_transaction_pkg::*;
import fifo_coverage_pkg::*;
import fifo_scoreboard_pkg::*;
module fifo_monitor (FIFO_if.MONITOR fifo_vif);
   FIFO_transaction tr_mon = new();
   FIFO_coverage cov_mon = new();
   FIFO scoreboard scb_mon = new();
    initial begin
           wait(trigger.triggered);
            @(negedge fifo_vif.clk);
            tr_mon.data_in = fifo_vif.data_in;
            tr_mon.rst_n = fifo_vif.rst_n;
            tr_mon.wr_en = fifo_vif.wr_en;
            tr_mon.rd_en = fifo_vif.rd_en;
            tr_mon.data_out = fifo_vif.data_out;
            tr_mon.wr_ack = fifo_vif.wr_ack;
            tr_mon.overflow = fifo_vif.overflow;
            tr_mon.full = fifo_vif.full;
            tr_mon.empty = fifo_vif.empty;
            tr mon.almostfull = fifo vif.almostfull;
            tr_mon.almostempty = fifo_vif.almostempty;
            tr_mon.underflow = fifo_vif.underflow;
               cov mon.sample data(tr mon);
               scb_mon.check_data(tr_mon);
            if (test_finished) begin
               $display("error count = %0d, correct count = %0d", error_count, correct_count);
               $stop;
```

Scoreboard File code

```
ackage fifo scoreboard pkg;
   import shared_pkg::*;
   import fifo transaction pkg::*;
   localparam FIFO_DEPTH = 8;
   class FIFO_scoreboard;
       bit almostfull_ref,full_ref;
       bit almostempty_ref,empty_ref;
       bit overflow_ref,underflow_ref;
       bit [FIFO_WIDTH-1:0]data_out_ref;
       bit [FIFO_WIDTH-1:0] mem [$];
       int test_finished;
       task check_data(FIFO_transaction trans);
       reference_model(trans);
       if ( trans.data_out!==data_out_ref) begin
            $display("[SCOREBOARD][ERROR] Mismatch at time %0t:", $time);
            /(" Got: data_out-%0h full=%0b empty=%0b almostfull=%0b almostempty=%0b wr_ack=%0b overflow=%0b underflow=%0b\n",
trans.data_out, trans.full, trans.empty, trans.almostfull, trans.almostempty, trans.wr_ack, trans.overflow, trans.underflow);
       end
else begin
            $display("[SCOREBOARD][Correct] Match at time %0t:", $time);
                     y(" Expected: data_out=%0h full=%0b empty=%0b almostfull=%0b almostempty=%0b wr_ack=%0b overflow=%0b underflow=%0b",
data_out_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, wr_ack_ref, overflow_ref, underflow_ref);
y(" Got: data_out=%0h full=%0b empty=%0b almostfull=%0b almostempty=%0b wr_ack=%0b overflow=%0b underflow=%0b\n",
                      trans.data out, trans.full, trans.empty, trans.almostfull, trans.almostempty, trans.wr ack, trans.overflow, trans.underflow);
```

```
task reference model(input FIFO transaction tr ref);
        if (tr_ref.rst_n) begin
            if (tr ref.wr en && !tr ref.rd en && count < FIFO DEPTH) begin
               mem.push_front(tr_ref.data_in); // Write data into memory
            else if (!tr ref.wr en && tr ref.rd en && count != 0) begin
               data_out_ref = mem.pop_back; // Read data from memory
            else if (tr_ref.wr_en && tr_ref.rd_en && count > 0 && count < FIFO_DEPTH) begin
               mem.push_front(tr_ref.data_in); // Write and Read simultaneously
               data_out_ref = mem.pop_back;
               count = count;
           else if (tr ref.wr en && tr ref.rd en && count == FIFO DEPTH) begin
               data_out_ref = mem.pop_back; // Read when FIFO is full
               count--:
           end
            else if (tr_ref.wr_en && tr_ref.rd_en && count == 0) begin
               mem.push_front(tr_ref.data_in); // Write when FIFO is empty
               count++;
        end
        else if (!tr_ref.rst_n) begin
           mem.delete;
            count = 0;
           data_out_ref=0;
endclass
```

Coverage File code

```
package fifo_coverage_pkg;
import fifo_transaction Fcvg_txm = new;
class FIFO_coverage;
FIFO_transaction Fcvg_txm = new;
covergroup FIFO_cross_cg;

// Coverpoints for write enable, read enable, and output control signals
cp_mren : coverpoint F_cvg_txm.rd_en;
cp_rd_en : coverpoint F_cvg_txm.ed_en;
cp_rd_en : coverpoint F_cvg_txm.fd];
cp_enpty : coverpoint F_cvg_txm.empty;
cp_almostfull : coverpoint F_cvg_txm.empty;
cp_almostfull : coverpoint F_cvg_txm.empty;
cp_almostfull : coverpoint F_cvg_txm.amostfull;
cp_almostfull : coverpoint F_cvg_txm.amostfull;
cp_almostfull : coverpoint F_cvg_txm.amostfull;
cp_almostfull : coverpoint F_cvg_txm.empty;
cp_ur_ack : coverpoint F_cvg_txm.empty;
cp_ur_ack : coverpoint F_cvg_txm.empty;
cp_underflow : coverpoint F_cvg_txm.empty;
cross_ur_rd_enpty : cover_cover_enpty
cross_ur_rd_enpty
cross_ur_rd_enpty
cross_ur_rd_enpty
cross_ur_rd_enpty
cross_ur_rd_enpty
cross_ur_rd_enpty
cross_ur_rd_enpty
cross_ur_rd_enpty
cross_u
```

Transaction File code

```
package fifo transaction pkg;
    import shared_pkg::*;
    localparam FIFO WIDTH = 16;
    localparam FIFO_DEPTH = 8;
    int test_finished;
    class FIFO transaction;
        bit clk;
        rand bit [FIFO WIDTH-1:0] data in;
        rand bit rst n, wr en, rd en;
       bit [FIFO WIDTH-1:0] data out;
       bit wr_ack, overflow;
       bit full, empty, almostfull, almostempty, underflow;
        int RD EN ON DIST;
        int WR EN ON DIST;
        function new(int REOD = 30, int WEOR = 70);
            RD EN ON DIST = REOD;
            WR_EN_ON_DIST = WEOR;
        endfunction
        constraint reset_con {rst_n dist {0:/2, 1:/98};}
        constraint wr en con {wr en dist {1:=WR EN ON DIST, 0:=(100 - WR EN ON DIST)}; }
        constraint rd en con {rd en dist {1:=RD EN ON DIST, 0:=(100 - RD EN ON DIST)}; }
    endclass
endpackage
```

Shared_pkg File code

```
package shared_pkg;
int error_count,correct_count;
event trigger;
endpackage
```

Design & Assertion File code

```
module FIFO(FIFO_if.DUT fifo_vif);
localparem max_fifo_addr = Sclog(fifo_vif.FIFO_DEPTH);
logic [fac_vif.FIFO_IMDH:1:0] mem [fifo_vif.FIFO_DEPTH:1:0];
logic [max_fifo_addr:1:0] w=ptr, rd_ptr;
logi
```

```
property rd_ptr_p;

@(posedge fifo_vif.clk) disable iff (fifo_vif.rst_n == 0) (fifo_vif.rd_en) && (count != 0) |=> (rd_ptr == $past(rd_ptr) + 1'b1);

endproperty

property count_write_priority_p;

@(posedge fifo_vif.clk) disable iff (fifo_vif.rst_n == 0) (fifo_vif.wr_en) && (fifo_vif.rd_en) && (fifo_vif.empty) |=> (count == $past(count) + 1);

endproperty

property count_read_priority_p;

@(posedge fifo_vif.clk) disable iff (fifo_vif.rst_n == 0) (fifo_vif.wr_en) && (fifo_vif.rd_en) && (fifo_vif.full) |=> (count == $past(count) - 1);

endproperty

property count_w_p;

@(posedge fifo_vif.clk) disable iff (fifo_vif.rst_n == 0) (fifo_vif.wr_en) && (fifo_vif.rd_en) && (fifo_vif.full) |=> (count == $past(count) + 1);

endproperty

property count_r_p;

@(posedge fifo_vif.clk) disable iff (fifo_vif.rst_n == 0) (fifo_vif.wr_en) && (fifo_vif.rd_en) && (fifo_vif.empty) |=> (count == $past(count) + 1);

endproperty

// Assertions

after_reset_a: assert property (after_reset_p);

ack_a: assert property (ack_p);

overflow_a: assert property (wr_ptr_p);

count_vas assert property (wr_ptr_p);

count_vas assert property (count_w_p);

count_vas assert property (count_vas);

overflow_c: cover property (count_vas);

overflow_c: cover property (wr_ptr_p);

reduct_rest_priority_c: cover property (count_read_priority_p);

count_rest_priority_c: cover property (count_read_priority_p);

count_rest_priority_c: cover property (count_read_priority_p);

count_rest_cover property (count_rest_priority_c: count_read_priority_c: cover property (count_rest_priority_c: cover property (c
```

```
always @(posedge fifo_vif.clk or negedge fifo_vif.rst_n) begin
    if (!fifo_vif.rst_n) begin
        wr_ptr <= 0;
        fifo_vif.wr_ack <= 0; //need to add</pre>
        fifo_vif.overflow <= 0; //need to add</pre>
    else if (fifo vif.wr en && count < fifo vif.FIFO DEPTH) begin
        mem[wr_ptr] <= fifo_vif.data_in;</pre>
        fifo_vif.wr_ack <= 1;</pre>
        wr_ptr <= wr_ptr + 1;
        fifo_vif.overflow <= 0;</pre>
        fifo_vif.wr_ack <= 0;</pre>
        if (fifo vif.full & fifo vif.wr en)
            fifo_vif.overflow <= 1;</pre>
             fifo_vif.overflow <= 0;</pre>
    end
always @(posedge \ fifo\_vif.clk \ or \ negedge \ fifo\_vif.rst\_n) \ begin
    if (!fifo_vif.rst_n) begin
        rd_ptr <= 0;
        fifo_vif.underflow<=0;//need to add</pre>
        fifo vif.data out<=0;//need to add</pre>
    else if (fifo_vif.rd_en && count != 0) begin
        fifo_vif.data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
        fifo_vif.underflow<=0;</pre>
    else begin
        if(fifo_vif.empty && fifo_vif.rd_en) // this is sequential output not combinational
            fifo_vif.underflow = 1;
             fifo_vif.underflow = 0;
    end
```

Bugs Report:

Bug_1: underflow signal was meant to be sequential

```
assign underflow = (empty && rd_en)? 1 : 0;
```

Debug_1:

```
else begin
    if(fifo_vif.empty && fifo_vif.rd_en) // this is sequential output not combinational
        fifo_vif.underflow = 1;
        else
            fifo_vif.underflow = 0;
end
```

Bug_2: Missing conditions

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
    end
    else begin
        if (({wr_en, rd_en} == 2'b10) && !full)
              count <= count + 1;
        else if (({wr_en, rd_en} == 2'b01) && !empty)
              count <= count - 1;
    end
end</pre>
```

Debug_2:

```
always @(posedge fifo_vif.clk or negedge fifo_vif.rst_n) begin
    if (!fifo_vif.rst_n) begin
        count <= 0;
    end else begin
    if ((fifo_vif.wr_en, fifo_vif.rd_en) == 2'b11) && fifo_vif.full) begin // Only read from full state
        count <= count - 1;
    end else if ((fifo_vif.wr_en, fifo_vif.rd_en) == 2'b11) && fifo_vif.empty) begin// Only write from empty state
        count <= count + 1;
    end else if ((fifo_vif.wr_en, fifo_vif.rd_en) == 2'b10) && !fifo_vif.full) begin
        count <= count + 1;
    end else if ((fifo_vif.wr_en, fifo_vif.rd_en) == 2'b01) && !fifo_vif.empty)begin
        count <= count < 1;
    end
end</pre>
```

Bug_3:Not Reset all signals

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_ptr <= 0;
    else if (wr_en && count < FIFO_DEPTH) begin
        mem[wr ptr] <= data in;</pre>
        wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;</pre>
        wr_ack <= 0;
        if (full & wr_en)
            overflow <= 1;
            overflow <= 0;
always @(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
        rd_ptr <= 0;
    else if (rd_en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
```

Debug_3:

```
always @(posedge fifo_vif.clk or negedge fifo_vif.rst_n) begin
    if (!fifo_vif.rst_n) begin
        wr_ptr <= 0;
        fifo_vif.wr_ack <= 0; //need to add</pre>
        fifo_vif.overflow <= 0; //need to add</pre>
    else if (fifo_vif.wr_en && count < fifo_vif.FIFO_DEPTH) begin
       mem[wr_ptr] <= fifo_vif.data_in;</pre>
        fifo_vif.wr_ack <= 1;</pre>
        wr_ptr <= wr_ptr + 1;
        fifo_vif.overflow <= 0;
       fifo_vif.wr_ack <= 0;
        if (fifo_vif.full & fifo_vif.wr_en)
            fifo_vif.overflow <= 1;</pre>
            fifo_vif.overflow <= 0;</pre>
end
always @(posedge fifo_vif.clk or negedge fifo_vif.rst_n) begin
   if (!fifo_vif.rst_n) begin
        rd_ptr <= 0;
        fifo_vif.underflow<=0;//need to add
        fifo_vif.data_out<=0;//need to add</pre>
```

Bug_4: Incorrect Almostfull Logic

```
assign almostfull = (count == FIF0_DEPTH-2)? 1 : 0;
```

Debug_4:

```
assign fifo_vif.almostfull = (count == fifo_vif.FIFO_DEPTH-1)? 1 : 0;
```

o Do file

```
vlib work
vlog shared_pkg.sv FIFO_if.sv FIFO_TRANSACTION.sv FIFO_SCOREBOARD.sv FIFO.sv FIFO_COVERAGE.sv FIFO_TEST.sv FIFO_MONITOR.sv FIFO_TOP.sv +define+SIM +cover
vsim -voptangs=+acc work.FIFO_top -classdebug -uvmcontrol=a11 -cover
run 0
add wave /FIFO_top/fifo_vif/*
coverage save FIFO.ucdb -onexit
run -all
coverage report -details -cvg -directive -codeAll -output coverage_rpt.txt
```

Coverage report text file

Code Coverage:

```
Code Coverage Analysis
Statements - by instance (/FIFO_top/dut)
FIFO.sv
     1
              7 always_comb begin
             90 fifo_vif.wr_ack <= 0; //need to add
             93 else if (fifo_vif.wr_en && count < fifo_vif.FIFO_DEPTH) begin
             94 mem[wr ptr] <= fifo vif.data in;
            97 fifo_vif.overflow <= 0;
            98 end
            99 else begin
            100 fifo vif.wr ack <= 0;
            103 else
            105 end
            111 fifo_vif.underflow<=0;//need to add
            115 else if (fifo_vif.rd_en && count != 0) begin
            119 end
            120 else begin
            121 if (fifo vif.empty && fifo vif.rd en) // this is sequential output not combinational
            125 end
            131 end else begin
            133 count <= count - 1;
                                  ( ({fifo vif.wr en, fifo vif.rd en} == 2'bl0) && !fifo vif.full) begin
            138 end else if ( ({fifo vif.wr en, fifo vif.rd en} == 2'b01) && !fifo vif.empty)begin
            140 end
            142 end
            147 //assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
            148 assign fifo_vif.almostfull = (count == fifo_vif.FIFO_DEPTH-1)? 1 : 0;
```

```
_____
=== Instance: /FIFO_top/dut
=== Design Unit: work.FIFO
______
Branch Coverage:
Enabled Coverage Bins Hits Misses Coverage
           35 35 0 100.00%
Branch Coverage for instance /FIFO_top/dut
Line Item
             Count Source
File FIFO.sv
-----IF Branch-----
         8433 Count coming in to IF
8
            411
         8022 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
         8433 Count coming in to IF
            2954
        2954
5479 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
       8433 Count coming in to IF
             569
           7864 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
      ------IF Branch-----
      8433 Count coming in to IF
1 2291
20
20
          6142 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
22 8433 Count coming in to IF
22 1 454
7979 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
      ------IF Branch-----
       10208 Count coming in to IF
            415
91
      1
96 1 4162
102 1 5631
Branch totals: 3 hits of 3 branches = 100.00%
-----IF Branch------
104 5631 Count coming in to IF
    1 2641
1 2990
104 1
106
Branch totals: 2 hits of 2 branches = 100.00%
      ------IF Branch-----
112 10208 Count coming in to IF
            415
2885
112 1
118
      1
             6908
Branch totals: 3 hits of 3 branches = 100.00%
-----IF Branch------
         6908 Count coming in to IF
110
6798
124
126 1
Branch totals: 2 hits of 2 branches = 100.00%
      -----IF Branch-----
132 8667 Count coming in to IF
132
            414
```

```
8253
Branch totals: 2 hits of 2 branches = 100.00%
            8253 Count coming in to IF
812
           -----IF Branch-----
 135
                74
 137
       1
 139
                2899
                 884
              3584 All False Count
Branch totals: 5 hits of 5 branches = 100.00%
            4874 Count coming in to IF
     1 1259
2 3615
 147
 147
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
148 4874 Count coming in to IF
 148
                238
               4636
 148
      2
Branch totals: 2 hits of 2 branches = 100.00%
            4874 Count coming in to IF
1557
------IF Branch-----
 151 1
 151 2
Branch totals: 2 hits of 2 branches = 100.00%
------IF Branch-----
152 4874 Count coming in to IF
              276
4598
 152 1
       2
Branch totals: 2 hits of 2 branches = 100.00%
Conditions
               28 27 1 96.42%
Condition Coverage for instance /FIFO_top/dut --
-----Focused Condition View-----
Line 16 Item 1 (count == fifo_vif.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%
-----Focused Condition View------
Line 18 Item 1 (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%
-----Focused Condition View-----
Line 20 Item 1 (count == (fifo_vif.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%
-----Focused Condition View-----
Line 22 Item 1 (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%
-----Focused Condition View-----
Line 96 Item 1 (fifo_vif.wr_en && (count < fifo_vif.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%
-----Focused Condition View-----
Line 104 Item 1 (fifo_vif.full & fifo_vif.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%
 Input Term Covered Reason for no coverage Hint
 fifo_vif.full N '_0' not hit Hit '_0'
 fifo_vif.wr_en Y
 Rows: Hits FEC Target Non-masking condition(s)
```

```
Row 1: ***0*** fifo_vif.full_0 fifo_vif.wr_en
 Row 2: 1 fifo_vif.full_1 fifo_vif.wr_en
 Row 3:
            1 fifo_vif.wr_en_0 fifo_vif.full
            1 fifo_vif.wr_en_1 fifo_vif.full
-----Focused Condition View-----
Line 118 Item 1 (fifo_vif.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%
-----Focused Condition View-----
Line 124 Item 1 (fifo_vif.empty && fifo_vif.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%
-----Focused Condition View-----
Line 135 Item 1 ((fifo_vif.rd_en && fifo_vif.wr_en) && fifo_vif.full)
Condition totals: 3 of 3 input terms covered = 100.00%
 -----Focused Condition View------
Line 137 Item 1 ((fifo_vif.rd_en && fifo_vif.wr_en) && fifo_vif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%
  -----Focused Condition View-----
Line 139 Item 1 ((~fifo_vif.rd_en && fifo_vif.wr_en) && ~fifo_vif.full)
Condition totals: 3 of 3 input terms covered = 100.00%
 -----Focused Condition View------
Line 141 Item 1 ((fifo_vif.rd_en && ~fifo_vif.wr_en) && ~fifo_vif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%
 -----Focused Condition View------
Line 147 Item 1 (count == fifo_vif.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%
 -----Focused Condition View-----
Line 148 Item 1 (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%
       -----Focused Condition View-----
Line 151 Item 1 (count == (fifo vif.FIFO DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%
 ------Focused Condition View------
Line 152 Item 1 (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%
Directive Coverage:
                     9 9 0 100.00%
  Directives
DIRECTIVE COVERAGE:
                     Design Design Lang File(Line) Hits Status
                  Unit UnitType
/FIFO_top/dut/ack_c FIFO Verilog SVA FIFO.sv(79) 4068 Covered
/FIFO_top/dut/overflow_c FIFO Verilog SVA FIFO.sv(80) 2587 Covered
/FIFO_top/dut/underflow_c
/FIFO_top/dut/wr_ptr_c
/FIFO_top/dut/rd_ptr_c
                                FIFO Verilog SVA FIFO.sv(81) 108 Covered
/FIFO_top/dut/count_write_priority_c FIFO Verilog SVA FIFO.sv(84) 72 Covered
/FIFO_top/dut/count_read_priority_c FIFO Verilog SVA FIFO.sv(85) 797 Covered
                                FIFO Verilog SVA FIFO.sv(86) 2838 Covered
FIFO Verilog SVA FIFO.sv(87) 867 Covered
/FIFO_top/dut/count_w_c
/FIFO_top/dut/count_r_c
Statement Coverage:
  Enabled Coverage Bins Hits Misses Coverage
                   ---- ---- -----
  Statements
                      31 31 0 100.00%
Statement Coverage for instance /FIFO_top/dut --
  Line Item
                        Count Source
  ----
         ----
                      -----
 File FIFO.sv
```

```
8433
 90
                10208
 92
                 415
 93
                 415
                 415
 97
                4162
 98
                4162
 99
                 4162
                 4162
 103
                 5631
                 2641
 105
 107
                 2990
 111
                 10208
                 415
 113
 114
                 415
 115
                 415
 119
                 2885
 120
                 2885
 121
                 2885
 125
                 110
 127
                 6798
 131
                 8667
                 414
 133
 136
                 812
 138
                 74
 140
                 2899
 142
                 884
 147
                 4875
                 4875
 148
 151
                 4875
 152
                 4875
Toggle Coverage:
 Enabled Coverage Bins Hits Misses Coverage
 Toggles
               20 20 0 100.00%
Toggle Coverage for instance /FIFO_top/dut --
              Node 1H->0L 0L->1H "Coverage"
Total Node Count = 10
Toggled Node Count = 10
Untoggled Node Count = 0
Toggle Coverage = 100.00% (20 of 20 bins)
```

Functional Coverage:

fifo_coverage_pkg/FIFO_coverage	100.00%		
☐- ☐ TYPE FIFO_Cross_cg	100.00% 1	.00	100.00
CVP FIFO_Cross_cg::cp_wr_en	100.00% 1	.00	100.00
<u>→</u> - ✓ CVP FIFO_Cross_cg::cp_rd_en	100.00% 1	.00	100.00
<u> </u>	100.00% 1	.00	100.00
<u> </u>	100.00% 1	.00	100.00
<u> </u>	100.00% 1	.00	100.00
CVP FIFO_Cross_cg::cp_almostempty	100.00%	.00	100.00
<u> </u>	100.00% 1	.00	100.00
<u> </u>	100.00% 1	.00	100.00
<u> </u>	100.00% 1	.00	100.00
<u>→</u> - <u></u> CROSS FIFO_Cross_cg::cross_wr_rd_full	100.00% 1	.00	100.00
<u>-</u> CROSS FIFO_Cross_cg::cross_wr_rd_empty	100.00% 1	.00	100.00
	100.00%	.00	100.00
	100.00% 1	.00	100.00
CROSS FIFO_Cross_cg::cross_wr_rd_wr_ack	100.00%	.00	100.00
	100.00%	.00	100.00
<u>→</u> CROSS FIFO_Cross_cg::cross_wr_rd_underflow	100.00% 1	.00	100.00

```
=== Instance: /fifo_coverage_pkg
=== Design Unit: work.fifo coverage pkg
_____
Covergroup Coverage:
 Covergroups
                         na
                              na 100.00%
   Coverpoints/Crosses
                         16
                              na na na
    Covergroup Bins 66 66 0 100.00%
Covergroup
                            Metric Goal Bins Status
TYPE /fifo_coverage_pkg/FIFO_coverage/FIFO_Cross_cg
                      100.00%
                                100
                                          Covered
 covered/total bins:
                                66
                                      66
                                0
                                     66
 missing/total bins:
 % Hit:
                         100.00%
                                   100
 Coverpoint cp_wr_en
                                100.00%
                                           100
                                                   - Covered
   covered/total bins:
                                 2
                                   2
   missing/total bins:
                                0
                                      2
                         100.00%
   % Hit:
                                   100
   bin auto[0]
                            3052
                                    1
                                         - Covered
   bin auto[1]
                            6950
                                    1
                                         - Covered
 Coverpoint cp_rd_en
                                100.00%
                                           100

    Covered

   covered/total bins:
                                2
                                     2
   missing/total bins:
                                0
                                      2
   % Hit:
                         100.00%
                                   100
   bin auto[0]
                            6955
                                          - Covered
   bin auto[1]
                            3047
                                          - Covered
 Coverpoint cp_full
                              100.00%
                                         100
                                                - Covered
   covered/total bins:
                                2
                                     2
   missing/total bins:
   % Hit:
                         100.00%
                                   100
                                          - Covered
   bin auto[0]
                            6103
   bin auto[1]
                            3899
                                            Covered
 Coverpoint cp_empty
                                 100.00%
                                            100
                                                   - Covered
   covered/total bins:
                                 2
                                    2
                                0
   missing/total bins:
                                     2
                         100.00%
   % Hit:
                                   100
   bin auto[0]
                            9646
                                            Covered
   bin auto[1]
                            356
                                           Covered
                                  100.00%
 Coverpoint cp_almostfull
                                             100

    Covered

   covered/total bins:
                                 2
                                      2
   missing/total bins:
                                0
                                      2
   % Hit:
                         100.00%
                                    100
                            7418
   bin auto[0]
                                         - Covered
                            2584
   bin auto[1]
                                            Covered
 Coverpoint cp_almostempty
                                    100.00%
                                               100
                                                      - Covered
   covered/total bins:
                                      2
   missing/total bins:
                                0
   % Hit:
                         100.00%
                                   100
   bin auto[0]
                            9524
                                    1
                                          - Covered
   bin auto[1]
                            478
 Coverpoint cp_wr_ack
                                 100.00%
                                           100

    Covered

   covered/total bins:
                                 2
                                     2
   missing/total bins:
                                0
                                     2
   % Hit:
                         100.00%
                                   100
   bin auto[0]
                            5840
                                          - Covered
                                    1
   bin auto[1]
                            4162
                                            Covered
 Coverpoint cp_overflow
                                  100.00%
                                            100

    Covered

                                   2
   covered/total bins:
                                 2
   missing/total bins:
                                0
                         100.00%
   % Hit:
                                   100
   bin auto[0]
                            7361
                                         - Covered
   bin auto[1]
                            2641
                                            Covered
 Coverpoint cp_underflow
                                  100.00%
   covered/total bins:
                                      2
                                 2
   missing/total bins:
                                O
                                      2
   % Hit:
                         100.00%
                                   100
   bin auto[0]
                            9892
                                            Covered
   bin auto[1]
                            110
                                           Covered
 Cross cross_wr_rd_full
                                100.00%
                                           100
                                                   - Covered
   covered/total bins:
                                 6
                                      6
   missing/total bins:
                         100.00%
                                   100
   Auto, Default and User Defined Bins:
    bin <auto[1],auto[1],auto[0]>
                                    2111
                                                  - Covered
```

```
bin <auto[0],auto[1],auto[0]>
                                       936
                                                        Covered
                                       3088
   bin <auto[1],auto[0],auto[1]>
                                                         Covered
   bin <auto[1],auto[0],auto[0]>
                                       1751
                                                         Covered
   bin <auto[0],auto[0],auto[1]>
                                       811
                                                        Covered
   bin <auto[0],auto[0],auto[0]>
                                       1305
                                                         Covered
 Illegal and Ignore Bins:
   illegal_bin one_r_one
                                    0
                                               - 7FRO
Cross cross_wr_rd_empty
                                     100.00%
                                                  100
                                                            Covered
 covered/total bins:
                                         8
                                   0
                                        8
 missing/total bins:
 % Hit:
                          100.00%
                                      100
 Auto, Default and User Defined Bins:
   bin <auto[1],auto[1],auto[1]>
                                        36
                                                       Covered
   bin <auto[0],auto[1],auto[1]>
                                        85
                                                       Covered
   bin <auto[1],auto[0],auto[1]>
                                       111
                                                        Covered
   bin <auto[0],auto[0],auto[1]>
                                       124
                                                        Covered
   bin <auto[1],auto[1],auto[0]>
                                       2075
                                                         Covered
   bin <auto[0],auto[1],auto[0]>
                                       851
                                                        Covered
   bin <auto[1],auto[0],auto[0]>
                                       4728
                                                         Covered
   bin <auto[0],auto[0],auto[0]>
                                       1992
                                                         Covered
Cross\ cross\_wr\_rd\_almostfull
                                       100.00%
                                                   100
                                                           - Covered
 covered/total bins:
                                   8
                                        8
 missing/total bins:
                                   0
                                        8
                          100.00%
 % Hit:
                                      100
 Auto, Default and User Defined Bins:
                                       1328
   bin <auto[1],auto[1],auto[1]>
                                                         Covered
   bin <auto[0],auto[1],auto[1]>
                                       359
                                                        Covered
                                       386
   bin <auto[1],auto[0],auto[1]>
                                                        Covered
   bin <auto[0],auto[0],auto[1]>
                                       511
                                                        Covered
   bin <auto[1],auto[1],auto[0]>
                                       783
                                                        Covered
   bin <auto[0],auto[1],auto[0]>
                                       577
                                                        Covered
                                       4453
   bin <auto[1],auto[0],auto[0]>
                                                        Covered
   bin <auto[0],auto[0],auto[0]>
                                       1605
                                                      - Covered
                                                              - Covered
Cross cross_wr_rd_almostempty
                                         100.00%
 covered/total bins:
                                         8
                                   0
 missing/total bins:
                                        8
 % Hit:
                          100.00%
                                      100
 Auto, Default and User Defined Bins:
   bin <auto[1],auto[1],auto[1]>
                                       177
                                                        Covered
   bin <auto[0].auto[1].auto[1]>
                                        38
                                                     - Covered
   bin <auto[1],auto[0],auto[1]>
                                       164
                                                        Covered
   bin <auto[0],auto[0],auto[1]>
                                        99
   bin <auto[1],auto[1],auto[0]>
                                       1934
                                                         Covered
                                       898
   bin <auto[0],auto[1],auto[0]>
                                                        Covered
                                       4675
   bin <auto[1],auto[0],auto[0]>
                                                         Covered
   bin <auto[0],auto[0],auto[0]>
                                       2017
                                                         Covered
                                      100.00%
Cross cross_wr_rd_wr_ack
                                                 100
 covered/total bins:
                                   6
                                        6
 missing/total bins:
                                   0
                                        6
 % Hit:
                          100.00%
                                      100
 Auto, Default and User Defined Bins:
   bin <auto[1],auto[1],auto[1]>
                                       1263
                                                      - Covered
   bin <auto[1],auto[0],auto[1]>
                                       2899
                                                         Covered
   bin <auto[1],auto[1],auto[0]>
                                       848
                                                        Covered
   bin <auto[0],auto[1],auto[0]>
                                       936
                                                        Covered
   bin <auto[1],auto[0],auto[0]>
                                       1940
                                                         Covered
                                       2116
   bin <auto[0],auto[0],auto[0]>
                                                         Covered
 Illegal and Ignore Bins:
   illegal_bin zero_zero_one
                                      0
                                                 - ZFRO
Cross cross_wr_rd_overflow
                                      100.00%
                                                  100
                                                             Covered
                                   6
 covered/total bins:
                                        6
 missing/total bins:
                                   0
                                        6
                          100.00%
                                      100
 Auto, Default and User Defined Bins:
                                       812
   bin <auto[1],auto[1],auto[1]>
                                                        Covered
   bin <auto[1],auto[0],auto[1]>
                                       1829
                                                         Covered
   bin <auto[1],auto[1],auto[0]>
                                       1299
                                                         Covered
                                       936
   bin <auto[0],auto[1],auto[0]>
                                                        Covered
   bin <auto[1],auto[0],auto[0]>
                                       3010
                                                         Covered
                                       2116
   bin <auto[0],auto[0],auto[0]>
                                                         Covered
 Illegal and Ignore Bins:
                                                  ZERO
   illegal_bin zero_w_one
                                       100.00%
Cross cross_wr_rd_underflow
                                                   100
                                                            - Covered
                                   6
 covered/total bins:
                                        6
 missing/total bins:
                                   0
```

```
100.00%
                                    100
   Auto, Default and User Defined Bins:
    bin <auto[1],auto[1],auto[1]>
                                      74
                                                 - Covered
                                                  - Covered
     bin <auto[1],auto[1],auto[0]>
                                     2037
     bin <auto[0],auto[1],auto[1]>
                                      36
                                                  - Covered
    bin <auto[0],auto[1],auto[0]>
                                     900
                                                  - Covered
    bin <auto[1],auto[0],auto[0]>
                                     4839

    Covered

    bin <auto[0],auto[0],auto[0]>
                                     2116
                                                   - Covered
   Illegal and Ignore Bins:
    illegal_bin zero_r_one
                                             - ZERO
Statement Coverage:
 Enabled Coverage
                       Bins Hits Misses Coverage
                            0 100.00%
 Statements
                          ======Statement Details====================
Statement Coverage for instance /fifo_coverage_pkg --
                     Count Source
File FIFO_COVERAGE.sv
 4
         1
                    1
 26
                     1
 29
                    10002
                    10002
 30
COVERGROUP COVERAGE:
Covergroup
                            Metric Goal Bins Status
TYPE /fifo_coverage_pkg/FIFO_coverage/FIFO_Cross_cg
                      100.00% 100

    Covered

 covered/total bins:
 missing/total bins:
                                 0
                                     66
                         100.00% 100
 % Hit:
 Coverpoint cp_wr_en
                                 100.00%
                                            100
                                                    - Covered
   covered/total bins:
                                  2
                                    2
   missing/total bins:
                         100.00%
   % Hit:
                                    100
   bin auto[0]
                            3052
                                     1
                                          - Covered
   bin auto[1]
                            6950
                                          - Covered
 Coverpoint cp_rd_en
                                 100.00%
                                            100

    Covered

   covered/total bins:
                                 2 2
   missing/total bins:
                                 0
                                    2
   % Hit:
                         100.00%
                                    100
   bin auto[0]
                                    1
                                          - Covered
                            3047
   bin auto[1]
                                          - Covered
 Coverpoint cp_full
                               100.00%

    Covered

                                          100
                                    2
   covered/total bins:
                                 2
   missing/total bins:
                                 0
   % Hit:
                         100.00%
                                    100
                            6103
   bin auto[0]
                                     1
                                          - Covered
   bin auto[1]
                            3899
                                             Covered
 Coverpoint cp_empty
                                  100.00%
                                             100
   covered/total bins:
                                 2
                                      2
   missing/total bins:
                                 O
                         100.00%
   % Hit:
                                    100
   bin auto[0]
                            9646
                                     1
   bin auto[1]
                             356
                                            Covered
                                  100.00%
 Coverpoint cp_almostfull
                                            100

    Covered

   covered/total bins:
                                 2
                                      2
   missing/total bins:
                                 0
                                      2
   % Hit:
                         100.00%
                                    100
                            7418
   bin auto[0]
                                          - Covered
                                     1
                            2584
                                          - Covered
   bin auto[1]
 Coverpoint cp_almostempty
                                     100.00%
                                                100
                                                        - Covered
   covered/total bins:
   missing/total bins:
                                 0
                                      2
                         100.00%
   % Hit:
                                    100
   bin auto[0]
                            9524
                                          - Covered
                             478
   bin auto[1]
                                            Covered
 Coverpoint cp_wr_ack
                                  100.00%
                                            100


    Covered

                                 2 2
   covered/total bins:
   missing/total bins:
                                 0
                                      2
   % Hit:
                         100.00%
   bin auto[0]
                            5840
                                             Covered
   bin auto[1]
                            4162
                                             Covered
 Coverpoint cp_overflow
                                  100.00%
                                             100
                                                       Covered
```

```
covered/total bins:
                                  0
 missing/total bins:
                                        2
                          100.00%
 % Hit:
                                      100
 bin auto[0]
                             7361
                                               Covered
 bin auto[1]
                             2641
                                               Covered
Coverpoint cp_underflow
                                     100.00%
                                                         - Covered
                                                 100
 covered/total bins:
                                   2
                                        2
 missing/total bins:
                                  0
                                        2
  % Hit:
                          100.00%
                             9892
 bin auto[0]
                                               Covered
 bin auto[1]
                              110
                                               Covered
Cross cross_wr_rd_full
                                   100.00%
                                               100
                                                         Covered
 covered/total bins:
                                   6
                                        6
                                  0
                                        6
 missing/total bins:
 % Hit:
                          100.00%
                                      100
 Auto, Default and User Defined Bins:
   bin <auto[1],auto[1],auto[0]>
                                       2111
                                                         Covered
   bin <auto[0],auto[1],auto[0]>
                                       936
                                                        Covered
                                       3088
   bin <auto[1],auto[0],auto[1]>
                                                        Covered
   bin <auto[1],auto[0],auto[0]>
                                       1751
                                                         Covered
   bin <auto[0],auto[0],auto[1]>
                                       811
                                                        Covered
   bin <auto[0],auto[0],auto[0]>
                                       1305
                                                         Covered
 Illegal and Ignore Bins:
   illegal_bin one_r_one
                                    0
                                               - 7FRO
Cross cross_wr_rd_empty
                                     100.00%
                                                  100
                                                          - Covered
 covered/total bins:
                                   8
                                         8
 missing/total bins:
                                  0
                                        8
 % Hit:
                          100.00%
                                      100
 Auto, Default and User Defined Bins:
   bin <auto[1],auto[1],auto[1]>
                                                       Covered
   bin <auto[0],auto[1],auto[1]>
                                        85
                                                       Covered
   bin <auto[1],auto[0],auto[1]>
                                       111
                                                        Covered
   bin <auto[0],auto[0],auto[1]>
                                       124
                                                        Covered
   bin <auto[1],auto[1],auto[0]>
                                       2075
                                                         Covered
   bin <auto[0],auto[1],auto[0]>
                                       851
                                                        Covered
                                       4728
   bin <auto[1],auto[0],auto[0]>
                                                         Covered
   bin <auto[0],auto[0],auto[0]>
                                       1992
                                                         Covered
Cross cross_wr_rd_almostfull
                                       100.00%
                                                   100
                                                           - Covered
 covered/total bins:
                                   8
                                        8
 missing/total bins:
                                  0
                                        8
 % Hit:
                          100.00%
                                      100
 Auto, Default and User Defined Bins:
   bin <auto[1],auto[1],auto[1]>
                                       1328
                                                        Covered
   bin <auto[0],auto[1],auto[1]>
                                       359
                                                        Covered
   bin <auto[1],auto[0],auto[1]>
                                       386
                                                        Covered
   bin <auto[0],auto[0],auto[1]>
                                       511
                                                        Covered
   bin <auto[1],auto[1],auto[0]>
                                       783
                                                        Covered
   bin <auto[0],auto[1],auto[0]>
                                       577
                                                        Covered
   bin <auto[1],auto[0],auto[0]>
                                       4453
                                                        Covered
   bin <auto[0],auto[0],auto[0]>
                                       1605
                                                        Covered
Cross cross_wr_rd_almostempty
                                         100.00%
                                                     100
                                                             - Covered
 covered/total bins:
                                   8
                                         8
 missing/total bins:
                                  0
                                        8
                          100.00%
 % Hit:
                                      100
 Auto, Default and User Defined Bins:
   bin <auto[1],auto[1],auto[1]>
                                       177
                                                      - Covered
   bin <auto[0],auto[1],auto[1]>
                                        38
                                                       Covered
   bin <auto[1],auto[0],auto[1]>
                                       164
                                                        Covered
   bin <auto[0],auto[0],auto[1]>
                                        99
                                                       Covered
                                       1934
   bin <auto[1],auto[1],auto[0]>
                                                         Covered
                                       898
   bin <auto[0],auto[1],auto[0]>
                                                        Covered
                                       4675
   bin <auto[1],auto[0],auto[0]>
                                                         Covered
   bin <auto[0],auto[0],auto[0]>
                                       2017
                                                         Covered
                                      100.00%
                                                  100
Cross cross_wr_rd_wr_ack
                                                         - Covered
 covered/total bins:
                                   6
                                        6
 missing/total bins:
                                  0
                                        6
 % Hit:
                          100.00%
                                      100
 Auto, Default and User Defined Bins:
   bin <auto[1],auto[1],auto[1]>
                                       1263
                                                      - Covered
                                       2899
   bin <auto[1],auto[0],auto[1]>
                                                        Covered
   bin <auto[1],auto[1],auto[0]>
                                       848
                                                        Covered
   bin <auto[0],auto[1],auto[0]>
                                       936
                                                        Covered
   bin <auto[1],auto[0],auto[0]>
                                       1940
                                                         Covered
   bin <auto[0],auto[0],auto[0]>
                                       2116
                                                      - Covered
 Illegal and Ignore Bins:
```

```
illegal_bin zero_zero_one
                                                    ZERO
                                                           - Covered
 Cross cross wr rd overflow
                                       100.00%
                                                   100
   covered/total bins:
                                    6
                                          6
   missing/total bins:
                                    0
                                         6
   % Hit:
                           100.00%
                                       100
   Auto, Default and User Defined Bins:
     bin <auto[1],auto[1],auto[1]>
                                        812
                                                      - Covered
     bin <auto[1],auto[0],auto[1]>
                                        1829
                                                          Covered
     bin <auto[1],auto[1],auto[0]>
                                        1299
                                                         Covered
     bin <auto[0],auto[1],auto[0]>
                                        936
                                                       - Covered
     bin <auto[1],auto[0],auto[0]>
                                        3010
                                                         Covered
     bin <auto[0],auto[0],auto[0]>
                                        2116
                                                          Covered
   Illegal and Ignore Bins:
                                                   ZERO
     illegal bin zero w one
                                        100.00%
 Cross cross wr rd underflow
                                                    100
                                                            - Covered
   covered/total bins:
                                    6
                                          6
   missing/total bins:
                                    0
                                         6
   % Hit:
                           100.00%
                                       100
   Auto, Default and User Defined Bins:
     bin <auto[1],auto[1],auto[1]>
                                         74
                                                      - Covered
     bin <auto[1],auto[1],auto[0]>
                                        2037
                                                       - Covered
     bin <auto[0],auto[1],auto[1]>
                                        36
                                                      - Covered
                                        900
     bin <auto[0],auto[1],auto[0]>
                                                      - Covered
     bin <auto[1],auto[0],auto[0]>
                                        4839
                                                       - Covered
     bin <auto[0],auto[0],auto[0]>
                                        2116
                                                         Covered
   Illegal and Ignore Bins:
     illegal bin zero r one
                                     0
                                                - ZERO
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1
```

Assertions Coverage:



```
DIRECTIVE COVERAGE:
Name
                     Design Design Lang File(Line) Hits Status
                 Unit UnitType
/FIFO top/dut/ack c
                            FIFO Verilog SVA FIFO.sv(79) 4068 Covered
/FIFO_top/dut/overflow_c
                              FIFO Verilog SVA FIFO.sv(80) 2587 Covered
/FIFO_top/dut/underflow_c
                               FIFO Verilog SVA FIFO.sv(81) 108 Covered
/FIFO_top/dut/wr_ptr_c
                             FIFO Verilog SVA FIFO.sv(82) 4068 Covered
                            FIFO Verilog SVA FIFO.sv(83) 2822 Covered
/FIFO top/dut/rd ptr c
/FIFO_top/dut/count_write_priority_c FIFO Verilog SVA FIFO.sv(84)
                                                                 72 Covered
/FIFO_top/dut/count_read_priority_c
                                   FIFO Verilog SVA FIFO.sv(85)
                                                                 797 Covered
                              FIFO Verilog SVA FIFO.sv(86) 2838 Covered
/FIFO_top/dut/count_w_c
/FIFO top/dut/count r c
                             FIFO Verilog SVA FIFO.sv(87) 867 Covered
TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 9
```

QuestaSim waveform snippets

Time: 200060 ns Iteration: 1 Instance: /FIFO top/MONITOR

Break in Module fifo monitor at FIFO MONITOR.sv line 34

```
# [SCOREBOARD] [Correct] Match at time 199920:
   Expected: data_out=d27f full=0 empty=0 almostfull=0 almostempty=0 wr_ack=0 overflow=0 underflow=0
            data_out=d27f full=0 empty=0 almostfull=0 almostempty=0 wr_ack=0 overflow=0 underflow=0
# [SCOREBOARD][Correct] Match at time 199940:
   Expected: data_out=d27f full=0 empty=0 almostfull=0 almostempty=0 wr_ack=0 overflow=0 underflow=0
           data out=d27f full=0 empty=0 almostfull=1 almostempty=0 wr ack=1 overflow=0 underflow=0
# [SCOREBOARD][Correct] Match at time 199960:
   Expected: data out=d27f full=0 empty=0 almostfull=0 almostempty=0 wr ack=0 overflow=0 underflow=0
           data out=d27f full=1 empty=0 almostfull=0 almostempty=0 wr ack=1 overflow=0 underflow=0
# [SCOREBOARD][Correct] Match at time 199980:
  Expected: data out=d27f full=0 empty=0 almostfull=0 almostempty=0 wr ack=0 overflow=0 underflow=0
           data_out=d27f full=1 empty=0 almostfull=0 almostempty=0 wr_ack=0 overflow=0 underflow=0
# [SCOREBOARD] [Correct] Match at time 200000:
   Expected: data_out=e792 full=0 empty=0 almostfull=0 almostempty=0 wr_ack=0 overflow=0 underflow=0
   Got:
           data out=e792 full=0 empty=0 almostfull=1 almostempty=0 wr ack=0 overflow=1 underflow=0
# [SCOREBOARD][Correct] Match at time 200020:
   Expected: data_out=e792 full=0 empty=0 almostfull=0 almostempty=0 wr_ack=0 overflow=0 underflow=0
           data out=e792 full=0 empty=0 almostfull=1 almostempty=0 wr ack=0 overflow=0 underflow=0
# [SCOREBOARD] [Correct] Match at time 200040:
  Expected: data out=e792 full=0 empty=0 almostfull=0 almostempty=0 wr ack=0 overflow=0 underflow=0
           data out=e792 full=1 empty=0 almostfull=0 almostempty=0 wr ack=1 overflow=0 underflow=0
# [SCOREBOARD][Correct] Match at time 200060:
   Expected: data out=e792 full=0 empty=0 almostfull=0 almostempty=0 wr ack=0 overflow=0 underflow=0
           data out=e792 full=1 empty=0 almostfull=0 almostempty=0 wr ack=0 overflow=1 underflow=0
# error count = 0, correct count = 10002
# ** Note: $stop : FIFO_MONITOR.sv(34)
```