# Lab report Digital Design (EDA322)

Group 6

Andreas Hagesjö Robert Nyquist

 $Mars\ 4,\ 2014$ 

# Innehåll

1	Intr	oducti	on	1					
2	Method								
	2.1	Arithm	netic and Logic Unit (ALU)	1					
		2.1.1	RCA	1					
		2.1.2	CMP	2					
		2.1.3	4 to 1 multiplexer	2					
		2.1.4	$\mathbf{ALU} \ \ldots \ $	2					
	2.2	Top-le	vel Design	3					
		2.2.1	Register	3					
		2.2.2	Memory	3					
		2.2.3	The bus	4					
	2.3	Contro	oller	4					
		2.3.1	Troubleshooting	6					
	2.4	Proces	sor's Testbench	7					
	2.5	Analya	nio.	Q					

## 1 Introduction

This report descibes the creation of a simple processor, the ChAcc processor, using VHDL and testing of the processor. It will discuss the difficulties of the making of the processor. Each section will describe the different steps that we did during the creation. The sections will also describe the different modules of the processor along with the testing and troubleshooting of the modules.

## 2 Method


## 2.1 Arithmetic and Logic Unit (ALU)

In lab 2, the goal was to successfully make a working ALU. To do that, we needed to make:

- 8-bit Ripple Carry Adder (RCA)
- Comparision operation (CMP)
- 4 to 1 Multiplexer


### 2.1.1 RCA

We started off with making the RCA. It contained 8 Full Adders.



Figur 1: Full adder block diagram

The Full Adders were connected like this:



Figur 2: RCA made from FA blocks

We designed it like this since this was the only logic way of using the FA:s as a RCA. When doing the RCA, we learned how to use portmaps and how signals work in VHDL.

#### 2.1.2 CMP

We designed the CMP-unit using a ERMWAT, since we only needed to compare two signals, and thus, it wasn't really that complex to implement using only gates.

For every bit of all both input-signals, we compared those using a XOR-gate. All these results were then put together using OR-gates. This result would be NEQ. The EQ was then acquired using NOT NEQ.

#### 2.1.3 4 to 1 multiplexer

The multiplexer were implemented with a simple *case*, which just decided wether to use the output from the RCA, the NAND- or the NOTsignal.

#### 2.1.4 ALU

Four operations was supported:

operation	Operation
00	Add
01	Sub
10	NAND
11	NOT

The interesting part is the subtraction. In that case, we inverted in-signal B, and added insignal A and the inverted B with the carry set. This resulting in adding in-signal A with the two complement of in-signal B, which is the same thing as subtraction. Since the operation for Add was 00, and for Sub was 01, it was easy to decide when to use a carry-in for the RCA; it was the same as the LSB of the operation-code.

The other two operations, NAND and NOT, were simply saved as signals. The Multiplexer then chose outputsignal of the ALU depending on the operation.

After designing all the components, we simply had to wire everything together, using the diagram provided.

When designing the ALU, we learned how an ALU works, nailed down to the smallest grinds. We also learned more about VHDL, how to design components, and how to use designed components together to build a more complex design.

### 2.2 Top-level Design

During this lab the goal was to complete the top level design of the ChAcc processor. To be able to do this we had to use the modules from the previous along with a few new.

New modules that needed to be created for this lab:


- Storage components (register and memory)
- The bus

#### 2.2.1 Register

The register was built from a D flip-flop with an load enable signal that decided if the register should get a new value or keep the old one. For the register we used DESIGNSTYLE!!!!! as designstyle. Because the ChAcc uses registers with different bit-widths we had to make the module generic. The register module was tested successfully with a do-file.

#### 2.2.2 **Memory**

The ChAcc needed two memories. One for instructions and one for data. Both of them were build using them same memorymodule. The memories was built as an twodimensional-array that had an adresswidth and a datawidth. Both of them with a generic size so different memories could be built with the same module. It also had an generic initialization file.// The memory had a data-in-signal which contained the data you wanted to write to the memory. It also had an adress signal that contained the adress you wanted to write to or read from. The data memory had an write enable (WE) signal that had to be set to write to the memory. The instruction memory still had the WE, but it is never set since it is only required to read from it, and not write to it.



Figur 3: Memory read/write test

## 2.2.3 The bus

The bus was implemented using the mux module from lab2. Four muxes were used, each giving the bus a different output.

The following signal gave the following output on the bus:

Signal	Output on bus
im2bus	$\operatorname{addr}\operatorname{From}\operatorname{Instruction}$
dmRd	${ m MemDataOutReged}$
acc2bus	${ m OutFromAcc}$
ext2bus	$\mathrm{extIn}$

If two or more signals were set at the same time an error output is set on the bus. This is to prevent several outputs to the bus at the same time.


With these new modules we were able to write all the port maps to create the processor, except for the controller.

#### 2.3 Controller

The controller consisted of 3 processes:

- A process which clocked the controller, and updated the state.
- $\bullet\,$  A process which calculated the next state depending on the current state.
- A process which set the right flags depending on the current opcode and state.

To design the second process, we had to draw a state diagram for the controller:



Figur 4: State diagram

When looking at this state diagram, it was much easier to see how we were supposed to design this process.

When designing the third process, a table of flags depending on what state and opcode was provided. But this table wasn't easy enough to follow, so we made our own table, which made much more sense:

	FE	DE	DE*	EX	ME	ALLSTATES	aluMd
				pcLd,			
0000		${ m dataLd}$		FlagLd,			00
				accLd,			
				$\begin{array}{c} \operatorname{dm} R \operatorname{d} \\ \operatorname{pcLd}, \end{array}$			
		dataLd	Ld	FlagLd,			01
0001				accLd,			
	0 dataLd	dot o I d		dmRd pcLd,			10
0010				FlagLd,			
0010			accLd,			10	
				dmRd pcLd,			
		dataLd					11
0011				FlagLd,			
				accLd,			
				$\begin{array}{c} \operatorname{dmRd} \\ \operatorname{pcLd}, \end{array}$			
0.100				FlagLd,			
0100		dataLd		accLd,			XX
				$\begin{array}{c} \operatorname{dmRd} \\ \operatorname{pcLd}, \end{array}$			
0101		${ m dataLd}$		FlagLd,			XX
-				$\frac{\mathrm{dmRd}}{\mathrm{pcLd}}$			
	10 dataLd			accSel,			
0110			accLd,			XX	
				$\frac{\mathrm{dmRd}}{\mathrm{dm}}$			
0111				diffed	pcLd, dmWr	acc2bus	XX
				pcLd,	,		
1000	) dataLd	dataId	addrMd, dataLd	FlagLd,			00
1000		addimid, databu	accLd,				
				$\begin{array}{c} \operatorname{dmRd} \\ \operatorname{pcLd}, \end{array}$			
1001	dataLd	dataLd	addrMd, dataLd	accSel,			xx
			accLd,				
				-dmRd	pcLd,		
1010	dataLd	1			addr-	01	
1010		dataLd		Md,	acc2bus	XX	
					m dmWr		
1011		pcLd, dmWr				ext2bus	XX
1100		pcSel, pcLd				im2bus	XX
1101		pcSel, pcLd				im2bus	XX
1110		pcSel, pcLd				im2bus	XX
1111				pcLd, dispLd			00

# 2.3.1 Troubleshooting

At first, the resulting datamemory didn't make sense at all, it seemed like nothing worked. After an hour of troubleshooting, we found that we forgot to initiate


our data memory to read from the data\_mem file, so it defaulted to read from the instr\_mem, which made everything completely wrong. After fixing that, a few timing issues was found in the processes; they weren't starting on the correct triggers. Fixing that made everything work correctly.

#### 2.4 Processor's Testbench

During this lab we tested our final processor design. For the test we used one intruction file, one data file and five trace files. The trace files were read and stored in five different arrays. The data and instruction file were read and stored in the data and instruction memories.

Five processes were created, each were triggered when the signal of interest changes. When a process was triggered, it compared the signal value with an expected value from its associated trace file. What index in the trace file to compare with was decided by a counter; one for each process, that increases by one each time the process vas triggered. If the vaules didn't match, the program would give an error message depending on what signal was wrong.

At first our design did not work. Our testbeanch gave us alot of errors on two signals and two signals updated very rarely. Then, step by step, when went back in our modules, trying to find what we made wrong. We ran new tests with do-files on every module, trying to find our error. After hours of testing and troubleshooting, we realized that we missed some logic in opcode 1111 in our controller. We had missed to check the state, so the flags were always set during that opcode, no matter what state the processor was in, which messed up everything.



Figur 5: Testbench result

## 2.5 Analysis

After the four labs we have managed to get a working and successfully tested processor.

It was interesting to get a better look of how a processor was designed and the different components that are mapped togheter to make it a fully working processor. It also made us realize that small logical misstakes can create huge errors that takes a lot of time to fix, and in the begining it's hard to know where to start troubleshooting. Especially since a problem can first occur much later than expected if the testing of the component didn't cover all the cornercases. The four labs have taught us about implementing different components using different designs styles and then port map them to create a working processor. We learned how to test our components and how to troubleshoot using waves to read values of signals.