

Introducción a CUDA

Miller Mendoza 1,2 José Daniel Muñoz

- Grupo Simulación de Sistemas Físicos, CEIBA-Complejidad Departmento de Física, Universidad Nacional de Colombia, Crr 30 # 45-03, Ed. 404, Of. 348, Bogotá D.C., Colombia
- ETH-Zürich, Computational Physics for Engineering Materials, Institute for Building Materials, Schafmattstrasse 6, HIF, CH-8093 Zürich, Switzerland











Introducción a CUDA


Miller Mendoza ^{1,2}y José Daniel Muñoz


- Grupo Simulación de Sistemas Físicos, CEIBA-Complejidad Departmento de Física, Universidad Nacional de Colombia, Crr 30 # 45-03, Ed. 404, Of. 348, Bogotá D.C., Colombia
- ETH-Zürich, Computational Physics for Engineering Materials, Institute for Building Materials, Schafmattstrasse 6, HIF, CH-8093 Zürich, Switzerland



















La tarjeta gráfica



Diferentes tipos de memoria

Entre más lejos, más grande, pero más lenta


Grid, Blocks and Threads(hilos)



Las tareas se mandan en bloques de hilos

Cada hilo es lo que hace un procesador

Intercambio




Se mantiene una copia de los datos en cada uno, y se transfiere

Kernel=algo para que todos hagan.

- Mi primer programa en CUDA
- Suma de dos vectores en CUDA

4

Constantes en CUDA



Funciones en CUDA


CUDA Function Declarations

	Executed on the:	Only callable from the:
device float DeviceFunc()	device	device
global void KernelFunc()	device	host
host float HostFunc()	host	host

host Es una orden a todos los procesadores
Debe ser void


__device__ Es un cálculo parcial que hace cada procesador

Shared Memory en CUDA




Es una memoria caché que todos los hilos de un mismo bloque pueden accesar


Atomic Operations in CUDA



Algoritmos en Paralelo



Matrices 2D y 3D: Pitch



La memoria se transfiere en bloques enteros, y eso corre el inicio de la siguiente columna de la matriz


Matriz 2D en CUDA

Left: random float memory access within a 64B segment, resulting in one memory transaction.

Center: misaligned float memory access, resulting in one transaction.


Right: misaligned float memory access, resulting in two transactions.

Reduce in CUDA




Scan

Hillis/Steele




Block




Compact


Quiero seleccionar sólo algunos




Compact




Quiero seleccionar sólo algunos



Compact



Curso de CUDA en Udacity



https://in.udacity.com/course/intro-to-parallel-programming--cs344



Gracias!

jdmunozc@unal.edu.co