Lab Report #5 **Digital Logic Design**



Submitted By:

Haider Ali (FA21-BEE-053) Malik Ammar Murtaza (FA21-BEE-078) Muhammad Ahmad (FA21-BEE-095)

Submitted to:

Dr. Adnan Qureshi

LAB #5 Logic Minimization of complex functions using automated tools

Equipment Required:

- > Xilinx
- ➤ Bread Board
- ➤ Logic Gate IC's

Background Theory:

The process of minimizing the tables has been made simpler by using automated tools. Automated tools are important when simplifying equations with high number of bits and can easily simplify any equation. Many minimization tools have been which implement different algorithms to solve k-maps.

Pre lab:

*											
	Lab # os Pre-lab										
	Pre-Lab										
					1.1						
))	A 80 BC,				Bc'		-1 y*.1				
	R'	00 mg			11 11	10	<u> </u>				
	B	01 my	-		m 3	m 2					
	11 -1 -11		ms		MIT	m6					
	80										
	A	BC.									
	12.	A'B'	c, U,B,	C	N'BC	U,BC,	100				
		NB'		THE RESERVE AND ADDRESS OF THE PARTY NAMED IN	ABC	UBC,					
			The state of the s	1		-					
	Touth table for 3-variables:										
	A	B	C	F	7	Minterm		T			
	0.	0	0	0	1 8	1'B'C mo	N'B'c'				
	0	. 0	1	. 0		m_1	U,B,C				
	. 0.		0	1	-	m2	n'BC'				
	0	<u> 1 '</u>	1	1		m3	N'BC				
		0	0	1	1	my	ABIC'	1			
	0		1	1		ms	AB'C	_			
	. 7:			0		me	UBC,				
	2 1 1 1 1 1		, [0.		m7	MBC	1			
-	BC						1041100				
-	B	00	01	11		10					
	0	No. of the last of				D					
1	1			0) (2					
+											
+		1B,+0,B									
+	F=	N OB									
+											
-											
AL W											

4- varia	iple k-	wab:	12 11 11		
CO	6,0,	0'D	CD	cD1	
AB	00		1),	10	
U, B, 00	mo	m	<u>m3</u>	mz	_
H,B a	my	me	Fm	me	
AB 11	mız	Ju13	mis	miy	
AB, 10	m8	ma	LUII	mio	
A	B	C	D	F	Minteens
. 0	0	0	0	1	mo R'B'c'D
O	0 .	0	1	1	m, Rigicia
0	0	\	0	l a	m2 N'B'C
0	0	\	1	0	m3 vB,CC
0	1	0	0	(my A'Bc'
0	1	. 0		-/ (//	ms ABc'
0	٦	1	0	l	me n'isch
0	\	. 1	1	0	ma R'BCD
1	0	0	0	1	m8 BB'c'D
1	0	0	1	(ma AB'C'D'
1	0	1	0	0	MIO AB'CD
1	0.1	1	1	O	MIL AB, CD
1	1 157	0	0	1	miz ABCD
1	1	0		l	mis ABC'D
1	1	1	0		MIY ABCD
1	1	1	(0	mis ABCD
					· · · · · · · · · · · · · · · · · · ·
)		
				120	

NB						A TAKEN AND THE REAL PROPERTY AND ADDRESS OF THE PARTY OF
-	1	00	01	11	10	
	00	U131C1D1	A'B'c'D	H'B'CD	ก'ห'cp'	
	01	U, B, CD,	W, BC, D	U, BCD	U,BCD,	
	11	UI3C,D,	UBC, D	UBCD	UBOD,	
	10	UB, CID,	ABIC'D	UB,CD	UB, CD,	
	1					
	02					
AB	1	C,D,	c'D	CD	cD,	
Ø,	B,	7		0	1	
U.	13	(I)	1	0		
4	NB		\	B		
6	13,	1		0	0	
	F	= C' +A'	'D' + BD'			
				Construent Strokenson Services		
	-	THE PERSON NAMED IN COLUMN				
1						
					·	** ************************************

Lab Tasks:

Implement random 4 variable function using Xilinx

Procedure:

- > Select the number of bits for which K-map will be made.
- > Specify given inputs and output.
- > Select the form of result. (SOP or POS)
- > Create project in Xilinx.
- > Implement given equation using gate functions in Verilog.
- ➤ Output variable will give the output of random function.
- ➤ An example for 4-bit is performed below.

In lab Task 1:

 $F(A, B, C, D) = \sum (2,5,6,8)$


Functions in sum of Min-terms form:

A'B'CD'+A'BC'D+A'BCD'+AB'C'D'


Function in a simplified form using K-Maps:

A'CD'+AB'C'D'+A'BC'D


K-MAP:



Minterms Equation Circuit:



Reduced Form Equation:




Truth Table:

Α	В	С	D	F	F1	F2
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	1	1
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	0	1	1	1	1
0	1	1	0	1	1	1
0	1	1	1	0	0	0
1	0	0	0	1	1	1
1	0	0	1	0	0	0
1	0	1	0	0	0	0
1	0	1	1	0	0	0
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	0	0
1	1	1	1	0	0	0

In Lab Task 2:

 $F (A, B, C, D, E, F, G, H) = \sum (4,5,6,9)$

K-Map:



Simulation and verifying the results by Xilinx ISE Tool

VeryLog Code:

```
module My_Module(
  input A,
  input B,
  input C,
  input D,
  input E,
  input F,
  input G,
  input H,
  output Y
  );
           wire w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12,w13,w14,w15,w16,w17,w18,w19,w20,w21;
          not n1(w1,A);
          not n2(w2,A);
          not n3(w3,B);
          not n4(w4,C);
          not n5(w5,C);
          not n6(w6,D);
```

```
not n7(w7,E);
not n8(w8,E);
not n9(w9,E);
not n10(w10,F);
not n11(w11,F);
not n12(w12,F);
not n13(w13,G);
not n14(w14,G);
not n15(w15,G);
not n16(w16,H);
not n17(w17,H);
not n18(w18,H);
and a1(w19,A,w3,w4,D,w16,w13,w7,w10);
and a2(w20,w1,B,w5,w17,w14,w8,w11);
and a3(w21,w2,B,w6,w18,w15,w9,w12);
or o1(Y,w19,w20,w21);
```


endmodule

```
© ET ent Editor (P. 589) - [My_Modulex*]

□ Te Edit View Window Layout Help

□ Te Edi
```

Simulation Wave Form



Post Lab

Verilog description by using DATA FLOW for 8-bit variables



```
assign w10 = ~F;

assign w12 = ~F;

assign w13 = ~G;

assign w14 = ~G;

assign w15 = ~G;

assign w16 = ~H;

assign w17 = ~H;


assign w18 = ~H;

assign w20 = w1 & B & w5 & w17 & w14 & w8 & w11;

assign w21 = w2 & B & w6 & w18 & w15 & w9 & w12;
```

endmodule

Simulation Wave Form



Critical Analysis:

In this lab we learnt how to minimize large variables expression just by using an automated tool known as K-map minimizer and later we verified the results bu using the Xilinx software with the help of Verilog code of both structural and data flow coding and simulated the wave forms as well.