

Lab Report #5

Digital Logic Design



Submitted By:

Haider Ali (FA21-BEE-053)

Malik Ammar Murtaza (FA21-BEE-078)

Muhammad Ahmad (FA21-BEE-095)

Submitted to:

Dr. Adnan Qureshi

LAB #5 Logic Minimization of complex functions using automated tools

Equipment Required:

- Xilinx
- Bread Board
- Logic Gate IC's

Background Theory:

The process of minimizing the tables has been made simpler by using automated tools. Automated tools are important when simplifying equations with high number of bits and can easily simplify any equation. Many minimization tools have been which implement different algorithms to solve k-maps.

Pre lab:

Lab # 05 Pre-lab

1)

A \ BC	B'C'	B'C	BC	Bc'
A'	00	01	11	10
m ₀	m ₁	m ₃	m ₂	
A	01	11	10	
m ₄	m ₅	m ₇	m ₆	

A \ BC	B'C'	B'C	BC	Bc'
A'	00	01	11	10
m ₀	m ₁	m ₃	m ₂	
A	01	11	10	
m ₄	m ₅	m ₇	m ₆	

Truth table for 3-variables:

A	B	C	F	Minterm	
0	0	0	0	A'B'C m ₀	A'B'C'
0	0	1	0	m ₁	A'B'C
0	1	0	1	m ₂	A'BC'
0	1	1	1	m ₃	A'BC
1	0	0	1	m ₄	AB'C'
1	0	1	1	m ₅	AB'C
1	1	0	0	m ₆	ABC'
1	1	1	0	m ₇	ABC

A \ BC	00	01	11	10
0	0	0	1	1
1	1	1	0	0

$$F = AB' + A'B$$

$$F = A \oplus B$$

4-variable k-map:

AB \ CD	00	01	11	10
A'B' 00	m ₀	m ₁	m ₃	m ₂
A'B 01	m ₄	m ₅	m ₇	m ₆
AB 11	m ₁₂	m ₁₃	m ₁₅	m ₁₄
AB' 10	m ₈	m ₉	m ₁₁	m ₁₀

A	B	C	D	F	Minterms
0	0	0	0	1	m ₀ A'B'C'D'
0	0	0	1	1	m ₁ A'B'C'D
0	0	1	0	1	m ₂ A'B'CD'
0	0	1	1	0	m ₃ A'B'CD
0	1	0	0	1	m ₄ A'BC'D'
0	1	0	1	1	m ₅ A'BC'D
0	1	1	0	1	m ₆ A'BCD'
0	1	1	1	0	m ₇ A'BCD
1	0	0	0	1	m ₈ AB'C'D'
1	0	0	1	1	m ₉ AB'C'D*
1	0	1	0	0	m ₁₀ AB'CD'
1	0	1	1	0	m ₁₁ AB'CD
1	1	0	0	1	m ₁₂ ABC'D'
1	1	0	1	1	m ₁₃ ABC'D
1	1	1	0	1	m ₁₄ ABCD'
1	1	1	1	0	m ₁₅ ABCD

AB \ CD	00	01	11	10
00	$A'B'C'D'$	$A'B'C'D$	$A'B'CD$	$A'B'CD'$
01	$A'B'CD'$	$A'B'CD$	$A'BCD$	$A'BCD'$
11	$AB'C'D'$	$AB'C'D$	$ABCD$	$ABCD'$
10	$AB'C'D'$	$AB'C'D$	$AB'CD$	$AB'CD'$

AB \ CD	$C'D'$	$C'D$	CD	CD'
$A'B'$	1	1	0	1
$A'B$	1	1	0	1
AB	1	1	0	1
AB'	1	1	0	0

$$F = C' + A'D' + BD'$$

Lab Tasks:

Implement random 4 variable function using Xilinx

Procedure:

- Select the number of bits for which K-map will be made.
- Specify given inputs and output.
- Select the form of result. (SOP or POS)
- Create project in Xilinx.
- Implement given equation using gate functions in Verilog.
- Output variable will give the output of random function.
- An example for 4-bit is performed below.

In lab Task 1:

$$F(A, B, C, D) = \sum (2, 5, 6, 8)$$

Functions in sum of Min-terms form:

$$A'B'CD' + A'BC'D + A'BCD' + AB'C'D'$$

Function in a simplified form using K-Maps:

$$A'CD' + AB'C'D' + A'BC'D$$

K-MAP:

Karnaugh Map Minimizer

Program Settings

Truth table

	A	B	C	D	f
0	0	0	0	0	
1	0	0	0	1	
2	0	0	1	0	1
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	
8	1	0	0	0	1
9	1	0	0	1	
10	1	0	1	0	
11	1	0	1	1	
12	1	1	0	0	
13	1	1	0	1	
14	1	1	1	0	
15	1	1	1	1	

Number of variables: 4 Type of solution: Sum of products

Karnaugh map


	00	01	11	10
00				
01				
11				
10				

Solution:


$X = \overline{A}B\overline{C}D + A\overline{B}C\overline{D} + \overline{A}C\overline{B}D$

Karnaugh map solved!

Minterms Equation Circuit:



Reduced Form Equation:



Truth Table:

A	B	C	D	F	F1	F2
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	1	1
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	0	1	1	1	1
0	1	1	0	1	1	1
0	1	1	1	0	0	0
1	0	0	0	1	1	1
1	0	0	1	0	0	0
1	0	1	0	0	0	0
1	0	1	1	0	0	0
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	0	0
1	1	1	1	0	0	0

In Lab Task 2:

$F(A, B, C, D, E, F, G, H) = \sum (4,5,6,9)$

K-Map:

Karnaugh Map Minimizer

Program Settings

Truth table

	A	B	C	D	E	F	G	H	f
0	0	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	1		
2	0	0	0	0	0	1	0		
3	0	0	0	0	0	1	1		
4	0	0	0	0	1	0	0	1	
5	0	0	0	0	1	0	1	1	
6	0	0	0	0	1	1	0	1	
7	0	0	0	0	1	1	1		
8	0	0	0	1	0	0	0		
9	0	0	0	1	0	0	1	1	
10	0	0	0	1	0	1	0		
11	0	0	0	1	0	1	1		
12	0	0	0	1	1	0	0		
13	0	0	0	1	1	0	1		
14	0	0	0	1	1	1	0		
15	0	0	0	1	1	1	1		
16	0	0	1	0	0	0	0		
17	0	0	1	0	0	0	1		
18	0	0	1	0	0	1	1		
19	0	0	1	0	1	0	0		
20	0	0	1	0	1	0	1		
21	0	0	1	0	1	1	0		
22	0	0	1	0	1	1	1		
23	0	0	1	1	0	0	0		
24	0	0	1	1	0	0	1		
25	0	0	1	1	0	1	0		
26	0	0	1	1	0	1	1		
27	0	0	1	1	1	0	0		
28	0	0	1	1	1	0	1		
29	0	0	1	1	1	1	0		
30	0	0	1	1	1	1	1		
31	0	0	1	1	1	1	1		
32	0	1	0	0	0	0	0		
33	0	1	0	0	0	0	1		

Number of variables: 8 Type of solution: Sum of products

Karnaugh map

	0000	0001	0011	0010	0100	0101	0111	0110	1000	1001	1011	1010	1100	1101	1111	1110
0000																
0001	1	1	1	1												
0011																
0010																
0100																
0101																
0111																
0110																
1000																
1001																
1011																
1010																
1100																
1101																
1111																
1110																

Solution:

$$X = A|B|C|D|H|G|F|E + |A|B|C|H|G|F|E + |A|B|D|H|G|F|E$$

Solve

Karnaugh map solved!

Simulation and verifying the results by Xilinx ISE Tool

VeryLog Code:

```

module My_Module(
    input A,
    input B,
    input C,
    input D,
    input E,
    input F,
    input G,
    input H,
    output Y
);

    wire w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12,w13,w14,w15,w16,w17,w18,w19,w20,w21;

    not n1(w1,A);
    not n2(w2,A);
    not n3(w3,B);
    not n4(w4,C);
    not n5(w5,C);
    not n6(w6,D);

```

```

not n7(w7,E);

not n8(w8,E);

not n9(w9,E);

not n10(w10,F);

not n11(w11,F);

not n12(w12,F);

not n13(w13,G);

not n14(w14,G);

not n15(w15,G);

not n16(w16,H);

not n17(w17,H);

not n18(w18,H);


and a1(w19,A,w3,w4,D,w16,w13,w7,w10);


and a2(w20,w1,B,w5,w17,w14,w8,w11);

and a3(w21,w2,B,w6,w18,w15,w9,w12);


or o1(Y,w19,w20,w21);

```

endmodule




```

20 ///////////////////////////////////////////////////////////////////
21 module My_Module(
22     input A,
23     input B,
24     input C,
25     input D,
26     input E,
27     input F,
28     input G,
29     input H,
30     output Y
31 );
32     wire w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12,w13,w14,w15,w16,w17,w18,w19,w20,w21;
33     not n1(w1,A);
34     not n2(w2,B);
35     not n3(w3,C);
36     not n4(w4,D);
37     not n5(w5,E);
38     not n6(w6,F);
39     not n7(w7,G);
40     not n8(w8,H);
41     not n9(w9,E);
42     not n10(w10,F);
43     not n11(w11,F);
44     not n12(w12,F);
45     not n13(w13,G);
46     not n14(w14,G);
47     not n15(w15,G);
48     not n16(w16,H);
49     not n17(w17,H);
50     not n18(w18,H);
51
52     and a1(w19,A,w3,w4,D,w16,w13,w7,w10);
53     and a2(w20,w1,B,w5,w17,w14,w8,w11);
54     and a3(w21,w2,B,w6,w18,w15,w9,w12);
55
56     or o1(Y,w19,w20,w21);
57
58 endmodule
59
60


```

Simulation Wave Form



Post Lab

Verilog description by using DATA FLOW for 8-bit variables

A screenshot of the ISE Text Editor window titled "ISE Text Editor (P.58f) - [My_Module.v]". The window displays a Verilog module named "My_Module". The code includes eight input signals (A, B, C, D, E, F, G, H) and one output signal (Y). It defines 21 wires (w1 to w21) and uses a series of "assign" statements to implement logic. The logic involves inverting inputs A through H and combining them using AND and OR operations to produce the output Y. The status bar at the bottom right shows "Ln 25 Col 13 | Verilog".

```
20 //////////////////////////////////////////////////
21 module My_Module(
22     input A,
23     input B,
24     input C,
25     input D,
26     input E,
27     input F,
28     input G,
29     input H,
30     output Y
31 );
32 wire w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12,w13,w14,w15,w16,w17,w18,w19,w20,w21;
33 assign w1 = ~A;
34 assign w2 = ~A;
35 assign w3 = ~B;
36 assign w4 = ~C;
37 assign w5 = ~C;
38 assign w6 = ~D;
39 assign w7 = ~E;
40 assign w8 = ~E;
41 assign w9 = ~E;
42 assign w10 = ~F;
43 assign w11 = ~F;
44 assign w12 = ~F;
45 assign w13 = ~G;
46 assign w14 = ~G;
47 assign w15 = ~G;
48 assign w16 = ~H;
49 assign w17 = ~H;
50 assign w18 = ~H;
51
52 assign w19 = A & w3 & w4 & D & w16 & w13 & w7 & w10;
53 assign w20 = w1 & B & w5 & w17 & w14 & w8 & w11;
54 assign w21 = w2 & B & w6 & w18 & w15 & w9 & w12;
55
56
57 assign Y= w19 | w20 | w21;
58
59
60
61 endmodule
```

```
module My_Module(

    input A,

    input B,

    input C,

    input D,

    input E,

    input F,

    input G,

    input H,

    output Y

);

    wire w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12,w13,w14,w15,w16,w17,w18,w19,w20,w21;

    assign w1 = ~A;

    assign w2 = ~A;

    assign w3 = ~B;

    assign w4 = ~C;

    assign w5 = ~C;

    assign w6 = ~D;

    assign w7 = ~E;

    assign w8 = ~E;

    assign w9 = ~E;
```


```
assign w10 = ~F;
assign w11 = ~F;
assign w12 = ~F;
assign w13 = ~G;
assign w14 = ~G;
assign w15 = ~G;
assign w16 = ~H;
assign w17 = ~H;
assign w18 = ~H;

assign w19 = A & w3 & w4 & D & w16 & w13 & w7 & w10;
assign w20 = w1 & B & w5 & w17 & w14 & w8 & w11;
assign w21 = w2 & B & w6 & w18 & w15 & w9 & w12;

assign Y= w19 | w20 | w21;

endmodule
```

Simulation Wave Form



Critical Analysis:

In this lab we learnt how to minimize large variables expression just by using an automated tool known as K-map minimizer and later we verified the results bu using the Xilinx software with the help of Verilog code of both structural and data flow coding and simulated the wave forms as well.