

Lab Report #4

Digital Logic Design



Submitted By:

Haider Ali (FA21-BEE-053)

Malik Ammar Murtaza (FA21-BEE-078)

Muhammad Ahmad (FA21-BEE-095)

Submitted to:

Dr. Adnan Qureshi

Lab#4 Design and Implementation of Boolean Functions by standard Forms using ICs/Verilog

Equipment Required:

- Breadboard
- Xilinx
- Logic Gate IC's

Background Theory:

For the design and implementation of Sum of Products and Product of Sums first the truth tables for min terms and max terms are created along with all of its possible outcomes.

Min terms are made in such a way that outcome will be 1 if all bits are 1 by taking product of these bits and if we sum all min terms in an expression then Sum of Product is obtained.

On the other hand, max terms are made in such a way that outcome should be 0 if all bits are 0 by taking sum of these bits and if take product of all min terms in an expression then Product of Sums is obtained.

The equations can be simplified and implemented using Xilinx.

Lab Tasks:

Boolean expression from truth table:

Procedure:

- Create truth table.
- Consider 1's in output as min terms and create SOP equation from table.
- Similarly create a POS equation from 0's.

- Simplify equations using k-map method.

Pre lab Tasks:

Qno Express the boolean function $F = xyz$ as a sum of minterms by using truth table.

Solution

$$\begin{aligned} F &= xyz \\ &= x + (yz) \\ &= x(y+y')(z+z') + (x+x')yz \\ &= xyz + xyz' + xy'z + x'y'z + xyz + x'y'z \end{aligned}$$

AND (multiply) has a higher precedence than OR (add) expand 1st term by ANDing it with $(y+y')(z+z')$, and 2nd term with $(x+x')$.

$$= m_7 + m_6 + m_5 + m_4 + m_3$$
$$= \sum (3, 4, 5, 6, 7) \quad \text{Sum of 1-minterms.}$$

Qno Express $F' = (x+yz)'$ as a product of maxterms

Solution

$$\begin{aligned} F' &= (x+yz)' \\ &= (x+(yz))' \\ &= x'(y+z') \end{aligned}$$

AND (multiply) has a higher precedence than OR (add) use dual or De Morgan's Law expand 1st term by ORing it with yy' and zz' , and 2nd term with xx' .

$$\begin{aligned} &(x' + yy' + zz')(xx' + y' + z') \\ &(x' + y + z)(x' + y + z')(x' + y' + z)(x' + y' + z')(x + y' + z)(x + y' + z') \end{aligned}$$

$$M_4 \cdot M_6 \cdot M_5 \cdot M_7 \cdot M_3$$

$$= \Pi (3, 4, 5, 6, 7) \text{ product of 1-maxterms.}$$

Qno 3 Given the function as defined in the truth table (Table 4.4), express F using sum of minterms and product of maxterms.

Minterms F:-

$$\Rightarrow \begin{matrix} x'y'z & + & x'y'z & + & xy'z' \\ m_1 & & m_3 & & m_4 \end{matrix}$$

$$= \sum (m_1, m_3, m_4) \\ = \sum (1, 3, 4)$$

Now reducing

$$\begin{aligned} & x'z(y+y') + xy'z' \\ & = x'z + xy'z' \end{aligned}$$

$$\begin{aligned} \because x+x' &= 1 \\ x+\bar{x} &= x \end{aligned}$$

Maxterms F:-

$$\Rightarrow \begin{matrix} (x+y+z) & (x+y'+z) & (x'+y+z') & (x'+y'+z) & (x'+y'z') \\ M_0 & M_2 & M_5 & M_6 & M_7 \end{matrix}$$

$$= \prod (M_0 \cdot M_2 \cdot M_5 \cdot M_6 \cdot M_7) \\ \prod (0, 2, 5, 6, 7)$$

In lab Tasks:

Circuit Implementation

1. First, make the circuit diagram of the given task .
2. Select appropriate logic gate IC's which are needed.
3. Make connections according to the circuit diagram you made.
4. Connect the input to data switches and output to the logic indicator
5. Follow the input sequence and record the output.

TASK: Implement the circuit for the given function “F”. Function’s output is given in the table 4.5. Find its Boolean expression in SOP and POS forms.

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>F</i>
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Boolean Equations:

Sum of min terms equation of F: $a'b'cd + a'bcd + ab'c'd' + abc'd + abcd' + abcd$

Reduced SOP form equation of F: $a'cd + acd' + abc$

Product of max-terms equation of F:

$(a+b+c+d)(a+b+c+d')(a+b+c'+d)(a+b'+c+d)(a+b'+c+d')(a+b'+c'+d)(a'+b+c+d')(a'+b+c'+d)(a'+b+c'+d')(a'+b'+c+d)$

Reduced POS form equation of F: $(A+C)(B+C)(A+D)$

Reduced Form Calculation:

Reduced Calculations

Reduced SOP form equation of F

$$\Rightarrow a'b'cd + a'bcd + ab'c'd' + abc'd + abcd' + abcd$$
$$= cd(a'b' + a'b) + ab(c'd + cd' + cd) + ab'c'd'$$
$$= cd(a') + ab(c'd + c) + ab'c'd'$$
$$= a'cd + abc'd + abc + ab'c'd'$$
$$= a'cd + ac' + abc$$
$$= a'cd + a(bc + c')$$


Reduced POS form equation of F

\Rightarrow We used De-Morgan's Law $(A' + B') = A \cdot B$
So, we got the final reduced POS
as


$$(A+C)(B+C)(A+D)$$

Circuit Diagrams


1. Sum of Min-Terms form:



2. Reduced SOP Form (Using NAND):



3. Reduced POS form (Using NOR IC):



LAB #04: Design and Implementation of Boolean Functions by Standard Forms using ICs/Verilog

Table 4.6: Observation Table for In-Lab Task

A	B	C	D	F	Observed Outputs		
					F ₁	F ₂	F ₃
0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	1
0	0	1	0	0	0	0	1
0	0	1	1	1	1	1	0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	0	1
0	1	1	0	0	0	0	1
0	1	1	1	1	1	1	0
1	0	0	0	1	1	1	0
1	0	0	1	0	0	0	1
1	0	1	0	0	0	0	1
1	0	1	1	0	0	0	1
1	1	0	0	0	0	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	0

F₁: Output of sum of Min-terms form circuit (Simulate on Proteus).

F₂: Output of reduced SoP form circuit implemented using NAND gates (can use inverter gates).

F₃: Output of reduced PoS form circuit implemented using NOR gates (can use inverter gates).

Implement Boolean expression using Xilinx:

Procedure:

- Create project in Xilinx.
- Specify inputs and outputs in main module.
- Implement the Boolean expression using gates.
- Give final output as output function variable
- Test wave form.

F1 Minterms Main method code:

```
module Main(  
    input a,  
    input b,  
    input c,  
    input d,  
    output F1  
);  
  
wire w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12,w13,w14;  
  
    not n1(w1, a);  
    not n2(w2, b);  
    not n3(w3, a);  
    not n4(w4, b);  
    not n5(w5, c);  
    not n6(w6, d);  
    not n7(w7, c);  
    not n8(w8, d);  
  
    and a1(w9, w1,w2,c,d);  
    and a2(w10, w3,b,c,d);  
    and a3(w11, a,w4,w5,w6);  
    and a4(w12, a,b,w7,d);  
    and a5(w13, a,b,c,w8);  
    and a6(w14, a,b,c,d);  
  
endmodule
```

Test Bench:

```
module TB_Main;

    // Inputs
    reg a;
    reg b;
    reg c;
    reg d;

    // Outputs
    wire F1;

    // Instantiate the Unit Under Test (UUT)
    Main uut (
        .a(a),
        .b(b),
        .c(c),
        .d(d),
        .F1(F1)
    );

    initial begin
        // Initialize Inputs

        a = 0;
        b = 0;
        c = 0;
        d = 0;

        #100;

        a = 1;
        b = 0;
        c = 0;
        d = 0;
```

```
#100;  
a = 0;  
b = 1;  
c = 0;  
d = 0;
```

```
#100;  
a = 0;  
b = 0;  
c = 1;  
d = 0;
```

```
#100;  
a = 0;  
b = 0;  
c = 0;  
d = 1;
```

```
#100;  
a = 1;  
b = 1;  
c = 0;  
d = 0;
```

```
#100;  
a = 1;  
b = 0;  
c = 1;  
d = 0;
```

```
#100;
```

a = 1;
b = 0;
c = 0;
d = 1;

#100;
a = 0;
b = 1;
c = 1;
d = 0;

#100;
a = 0;
b = 1;
c = 0;
d = 1;

#100;
a = 0;
b = 0;
c = 1;
d = 1;

#100;
a = 1;
b = 1;
c = 1;
d = 0;

#100;
a = 1;

```
b = 1;  
c = 0;  
d = 1;
```

```
#100;  
a = 0;  
b = 1;  
c = 1;  
d = 1;
```

```
#100;  
a = 1;  
b = 0;  
c = 1;  
d = 1;
```


```
#100;  
a = 1;  
b = 1;  
c = 1;  
d = 1;
```

```
#100;
```

```
end
```

```
endmodule
```

Behavior Test:



F3 SOP Method Code:

```

module Main(
    input a,
    input b,
    input c,
    input d,
    output F3
);

    wire w1,w2,w3,w4,w5,w6;

    not n1(w1,a);
    not n2(w2,c);

    and a1(w3,w1,c,d);
    and a2(w4,a,b,c);
    and a3(w5,a,w2,d);

    or o1(F3,w3,w4,w5);

endmodule

```


Test Bench:

```
module TB_Main;

    // Inputs
    reg a;
    reg b;
    reg c;
    reg d;

    // Outputs
    wire F3;

    // Instantiate the Unit Under Test (UUT)
    Main uut (
        .a(a),
        .b(b),
        .c(c),
        .d(d),
        .F3(F3)
    );

    initial begin
        // Initialize Inputs
        a = 0;
        b = 0;
        c = 0;
        d = 0;

        #100;
        a = 1;
        b = 0;
        c = 0;
        d = 0;
```

```
#100;  
a = 0;  
b = 1;  
c = 0;  
d = 0;
```

```
#100;  
a = 0;  
b = 0;  
c = 1;  
d = 0;
```

```
#100;  
a = 0;  
b = 0;  
c = 0;  
d = 1;
```

```
#100;  
a = 1;  
b = 1;  
c = 0;  
d = 0;
```

```
#100;  
a = 1;  
b = 0;  
c = 1;  
d = 0;
```

```
#100;
```

a = 1;
b = 0;
c = 0;
d = 1;

#100;
a = 0;
b = 1;
c = 1;
d = 0;

#100;
a = 0;
b = 1;
c = 0;
d = 1;

#100;
a = 0;
b = 0;
c = 1;
d = 1;

#100;
a = 1;
b = 1;
c = 1;
d = 0;

#100;
a = 1;
b = 1;

```
c = 0;
```

```
d = 1;
```

```
#100;
```

```
a = 0;
```

```
b = 1;
```

```
c = 1;
```

```
d = 1;
```

```
#100;
```

```
a = 1;
```

```
b = 0;
```

```
c = 1;
```

```
d = 1;
```

```
#100;
```

```
a = 1;
```

```
b = 1;
```

```
c = 1;
```


```
d = 1;
```

```
#100;
```

```
end
```

```
endmodule
```

Behavior Test:



F2 POS Method Code:

```
module Main(
```

```
    input a,
```

```
    input b,
```

```
    input c,
```

```
    input d,
```

```
    output F2
```

```
);
```

```
    wire w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11;
```

```
    not n1(w1,a);
```

```
    not n2(w2,c);
```

```
    not n3(w3,c);
```

```
    not n4(w4,a);
```

```
    not n5(w5,d);
```

```
    not n6(w6,a);
```

```
not n7(w7,b);

or o1(w8,a,c);
or o2(w9,w1,b,w2);
or o3(w10,a,w3,d);
or o4(w11,w4,b,c,w5);
or o5(w12,w6,w7,c,d);

and a1(F2,w8,w9,w10,w11,w12);
```

```
endmodule
```

Test Bench:

```
module TB_Main;

    // Inputs
    reg a;
    reg b;
    reg c;
    reg d;

    // Outputs
    wire F2;

    // Instantiate the Unit Under Test (UUT)
    Main uut (
        .a(a),
        .b(b),
        .c(c),
        .d(d),
        .F2(F2)
    );

    initial begin
        // Initialize Inputs
```

```
a = 0;  
b = 0;  
c = 0;  
d = 0;
```

```
#100;  
a = 1;  
b = 0;  
c = 0;  
d = 0;
```

```
#100;  
a = 0;  
b = 1;  
c = 0;  
d = 0;
```

```
#100;  
a = 0;  
b = 0;  
c = 1;  
d = 0;
```

```
#100;  
a = 0;  
b = 0;  
c = 0;  
d = 1;
```

```
#100;  
a = 1;
```


b = 1;

c = 0;

d = 0;

#100;

a = 1;

b = 0;

c = 1;

d = 0;

#100;

a = 1;

b = 0;

c = 0;

d = 1;

#100;

a = 0;

b = 1;

c = 1;

d = 0;

#100;

a = 0;

b = 1;

c = 0;

d = 1;

#100;

a = 0;

b = 0;

c = 1;
d = 1;

#100;
a = 1;
b = 1;
c = 1;
d = 0;

#100;
a = 1;
b = 1;
c = 0;
d = 1;

#100;
a = 0;
b = 1;
c = 1;
d = 1;

#100;
a = 1;
b = 0;
c = 1;
d = 1;


#100;
a = 1;
b = 1;
c = 1;
d = 1;

```
#100;
```

```
end
```

```
endmodule
```

Behavior Test:



Critical Analysis:

In this lab 4 we learned how to make circuits in proteus with the help of boolean functions equations and filled the required outputs given in the table. Also we simulate the min terms and max terms both in reduced and actual equations using proteus software. After this then comes the post labs tasks the same thing we did using the Proteus software we were ought to do same thing using XILINX software and write the Verilog code for all the functions F1,F2, and F3 and also write the test bench as well along with the behavior test of all the functions we attached the following requirements in this lab report as well.