Lab Report #3 **Digital Logic Design**



Submitted By:

Haider Ali (FA21-BEE-053) Malik Ammar Murtaza (FA21-BEE-078) Muhammad Ahmad (FA21-BEE-095)

Submitted to:

Dr. Adnan Qureshi

LAB#03 Introduction to Verilog and Simulation using XILINX ISE

Apparatus:

- XILINX
- FPGA

Concept:

Verilog is a hardware description language used to write code to describe circuits and gates. Its scope is from most simple circuits like AND gates to very complex output circuits with thousands of inputs.

Xilinx is an IDE which gives us programming environment to code in Verilog and test our code.

It provides drivers and connections to put our circuit on FPGA and test it too.

Part 1: Basic Gates Output Using Verilog:

Procedure:

- Create new project.
- Create a module and specify inputs and outputs.
- Implement all basic gates and give their output.

Verilog:

```
module Basic_Functions(a,b,NOTa,AND,OR,NOR,NAND,XOR,XNOR); input a,b; output NOTa,AND,OR,NOR,NAND,XOR,XNOR; assign NOTa = \sima; assign AND = a && b; assign OR = a || b; assign NOR = \sim(a || b); assign NAND = \sim(a && b); assign XOR = a^b; assign XOR = \sim(a^b);
```

endmodule

Test Bench:

module FuncTest;


```
// Inputs
reg a;
reg b;
// Outputs
wire NOTa;
wire AND;
wire OR;
wire NOR;
wire NAND;
wire XOR;
wire XNOR;
// Instantiate the Unit Under Test (UUT)
BasicFuncs uut (
          .a(a),
          .b(b),
          .NOTa(NOTa),
          .AND(AND),
          .OR(OR),
          .NOR(NOR),
          . NAND (NAND),\\
          .XOR(XOR),
          .XNOR(XNOR)
);
initial begin
          a = 0;
          b = 0;
          #100;
          a = 0;
          b = 1;
          #100;
```

a = 1; b = 0; #100; a = 1; b = 1; #100;

end

endmodule

Behavior Test:



PART 2: Implement Boolean Expressions Using XILINX:

Procedure:

- Create project in Xilinx.
- Specify inputs and outputs in main module.
- Implement the Boolean expression using gates.
- Give final output as output function variable
- Create test file.
- Test wave form.

MAIN METHOD CODE(DATA FLOW):

```
module FuncDataFlow(x,y,z,F ); input\ x,y,z; \\ output\ F; \\ assign\ F=x\mid (y\&(\sim\!x))\mid (y\&(\sim\!z)) endmodule
```

Main Method Code(GATE LEVEL):

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

endmodule

Test Bench:

module DataFlowTest;

```
// Inputs
reg x;
reg y;
reg z;
// Outputs
wire F;
// Instantiate the Unit Under Test (UUT)
FuncDataFlow uut (
           .x(x),
           .y(y),
           .z(z),
           .F(F)
);
initial begin
          x = 0;
          y = 0;
           z = 0;
           #100;
           x = 0;
           y = 0;
           z = 1;
           #100;
           x = 0;
           y = 1;
           z = 0;
           #100;
           x = 0;
           y = 1;
           z = 1;
           #100;
           x = 1;
           y = 0;
```


z = 0;

#100; x = 1; y = 0; z = 1; #100; x = 1; y = 1; z = 0; #100; x = 1; y = 1; z = 1;

end

endmodule

Behavior test:



Critical Analysis:

In this lab 03 we started using new software named XILINX we learned some new commands in XILINX firstly we started our project by the procedure written in lab manual and then we wrote the Verilog code and synthesized it and then tested its behavior and the saw the results on test bench which are also attached in this lab report. There were two ways of doing test bench one was the GATE level method and the other one was DATA FLOW method we just need to put correct signs of particular gate and then test the behavior of that Verilog code.