STM32F042xx




ARM-based 32-bit MCU, up to 32 KB Flash, crystal-less USB FS 2.0, CAN, 8 timers, ADC & comm. interfaces, 2.0 - 3.6 V

Datasheet - preliminary data

Features

- Core: ARM[®] 32-bit Cortex[®]-M0 CPU, frequency up to 48 MHz
- Memories
 - 16 to 32 Kbytes of Flash memory
 - 6 Kbytes of SRAM with HW parity checking
- CRC calculation unit
- Reset and power management
 - Voltage range: 2.0 V to 3.6 V
 - Power-on/Power down reset (POR/PDR)
 - Programmable voltage detector (PVD)
 - Low power modes: Sleep, Stop, Standby
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 32 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 8 MHz RC with x6 PLL option
 - Internal 40 kHz RC oscillator
 - Internal 48 MHz oscillator with automatic trimming based on ext. synchronization
- Up to 37 fast I/Os
 - All mappable on external interrupt vectors
 - Up to 37 I/Os with 5-V tolerant capability and 8 with independent supply V_{DDIO2}
- 5-channel DMA controller
- One 12-bit, 1.0 µs ADC (up to 10 channels)
 - Conversion range: 0 to 3.6 V
 - Separate analog supply from 2.4 to 3.6 V
- Up to 14 capacitive sensing channels for touchkey, linear and rotary touch sensors
- Calendar RTC with alarm and periodic wakeup from Stop/Standby
- 8 timers
 - One 16-bit advanced-control timer for 6 channel PWM output



- One 32-bit and four 16-bit timers, with up to 4 IC/OC, OCN, usable for IR control decoding
- Independent and system watchdog timers
- SysTick timer
- · Communication interfaces
 - One I²C interface supporting Fast Mode Plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus and wakeup
 - Two USARTs supporting master synchronous SPI and modem control; one with ISO7816 interface, LIN, IrDA, auto baud rate detection and wakeup feature
 - Two SPIs (18 Mbit/s) with 4 to 16 programmable bit frames, one with I²S interface multiplexed
 - CAN interface
 - USB 2.0 full-speed interface, able to run from internal 48 MHz oscillator and with BCD and LPM support
- HDMI CEC, wakeup on header reception
- Serial wire debug (SWD)
- 96-bit unique ID
- All packages ECOPACK[®]2

Table 1. Device summary

Reference	Part number
STM32F042xx	STM32F042F4, STM32F042G4, STM32F042K4, STM32F042T4, STM32F042C4 STM32F042F6, STM32F042G6, STM32F042K6, STM32F042T6, STM32F042C6

Contents STM32F042xx

Contents

1	Intro	duction .		8				
2	Desc	ription		9				
3	Fund	tional ov	erview	12				
	3.1	ARM® C	ortex®-M0 core with embedded Flash and SRAM	12				
	3.2	Memorie	s	12				
	3.3	Boot mod	des	12				
	3.4	Cyclic re	dundancy check calculation unit (CRC)	13				
	3.5	Power m	anagement	13				
		3.5.1	Power supply schemes	13				
		3.5.2	Power supply supervisors	13				
		3.5.3	Voltage regulator	14				
		3.5.4	Low-power modes	14				
	3.6	Clocks a	nd startup	15				
	3.7	General-	purpose inputs/outputs (GPIOs)	16				
	3.8	Direct me	emory access controller (DMA)	17				
	3.9	Interrupts	s and events	17				
		3.9.1	Nested vectored interrupt controller (NVIC)	17				
		3.9.2	Extended interrupt/event controller (EXTI)	17				
	3.10	Analog to digital converter (ADC)						
		3.10.1	Temperature sensor	18				
		3.10.2	Internal voltage reference (V _{REFINT})	18				
		3.10.3	V _{BAT} battery voltage monitoring	18				
	3.11	Touch se	ensing controller (TSC)	19				
	3.12	Timers a	nd watchdogs	20				
		3.12.1	Advanced-control timer (TIM1)	21				
		3.12.2	General-purpose timers (TIM23, TIM14, 16, 17)	21				
			Independent watchdog (IWDG)					
			System window watchdog (WWDG)					
			SysTick timer					
	3.13		e clock (RTC) and backup registers					
	3.14	Inter-inte	grated circuit interfaces (I ² C)	23				



	3.15	Univers	sal synchronous/asynchronous receiver transmitters (USART) 24	4
	3.16	Serial p	peripheral interface (SPI)/Inter-integrated sound interfaces (I^2S) . 29	5
	3.17	•	efinition multimedia interface (HDMI) - consumer nics control (CEC)	6
	3.18	Control	ler area network (CAN)	6
	3.19	Univers	sal serial bus (USB)	6
	3.20	Clock r	ecovery system (CRS)20	6
	3.21	Serial v	vire debug port (SW-DP)	6
4	Pino	uts and	pin descriptions	7
5	Mem	ory map	oping	0
6	Elect	rical ch	aracteristics 4	3
	6.1	Parame	eter conditions	3
		6.1.1	Minimum and maximum values	3
		6.1.2	Typical values4	3
		6.1.3	Typical curves4	3
		6.1.4	Loading capacitor	3
		6.1.5	Pin input voltage4	3
		6.1.6	Power supply scheme	4
		6.1.7	Current consumption measurement	5
	6.2	Absolut	e maximum ratings	5
	6.3	Operati	ing conditions	7
		6.3.1	General operating conditions	7
		6.3.2	Operating conditions at power-up / power-down	8
		6.3.3	Embedded reset and power control block characteristics 4	8
		6.3.4	Embedded reference voltage	9
		6.3.5	Supply current characteristics	0
		6.3.6	Wakeup time from low-power mode6	0
		6.3.7	External clock source characteristics	2
		6.3.8	Internal clock source characteristics	8
		6.3.9	PLL characteristics	1
		6.3.10	Memory characteristics	2
		6.3.11	EMC characteristics	2
		6.3.12	Electrical sensitivity characteristics	4

Contents STM32F042xx

9	Revi	sion his	tory	. 109
8	Part	number	ing	. 108
		7.2.1	Reference document	107
	7.2	Therma	al characteristics	
	7.1	Packag	ge mechanical data	93
7	Pack	kage cha	aracteristics	93
		6.3.20	Communication interfaces	86
		6.3.19	Timer characteristics	85
		6.3.18	V _{BAT} monitoring characteristics	85
		6.3.17	Temperature sensor characteristics	85
		6.3.16	12-bit ADC characteristics	81
		6.3.15	NRST pin characteristics	80
		6.3.14	I/O port characteristics	75
		6.3.13	I/O current injection characteristics	75
		6.3.13	I/O current injection characteristics	

STM32F042xx List of tables

List of tables

Table 1.	Device summary	1
Table 2.	STM32F042xx device features and peripheral counts	10
Table 3.	Temperature sensor calibration values	
Table 4.	Internal voltage reference calibration values	18
Table 5.	Capacitive sensing GPIOs available on STM32F042xx devices	19
Table 6.	No. of capacitive sensing channels available on STM32F042xx devices	20
Table 7.	Timer feature comparison	20
Table 8.	Comparison of I2C analog and digital filters	
Table 9.	STM32F042xx I ² C implementation	24
Table 10.	STM32F042xx USART implementation	24
Table 11.	STM32F042xx SPI/I2S implementation	
Table 12.	Legend/abbreviations used in the pinout table	
Table 13.	STM32F042xx pin definitions	
Table 14.	Alternate functions selected through GPIOA_AFR registers for port A	
Table 15.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 16.	Alternate functions selected through GPIOF_AFR registers for port F	
Table 17.	STM32F042xx peripheral register boundary addresses	
Table 18.	Voltage characteristics	
Table 19.	Current characteristics	
Table 20.	Thermal characteristics	
Table 21.	General operating conditions	
Table 22.	Operating conditions at power-up / power-down	
Table 23.	Embedded reset and power control block characteristics	
Table 24.	Programmable voltage detector characteristics	
Table 25.	Embedded internal reference voltage	
Table 26.	Typical and maximum current consumption from V_{DD} supply at $V_{DD} = 3.6 \text{ V} \dots$	
Table 27.	Typical and maximum current consumption from the V _{DDA} supply	
Table 28.	Typical and maximum consumption in Stop and Standby modes	
Table 29.	Typical and maximum current consumption from the V _{BAT} supply	54
Table 30.	Typical current consumption in Run mode, code with data processing running from Flash	55
Table 31.	Typical current consumption in Sleep mode, code running from Flash	
Table 32.	Switching output I/O current consumption	
Table 33.	Peripheral current consumption	
Table 34.	Low-power mode wakeup timings	
Table 35.	High-speed external user clock characteristics	
Table 36.	Low-speed external user clock characteristics	
Table 37.	HSE oscillator characteristics	
Table 38.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 39.	HSI oscillator characteristics	
Table 40.	HSI14 oscillator characteristics	
Table 41.	HSI48 oscillator characteristics	
Table 42.	LSI oscillator characteristics	
Table 43.	PLL characteristics	
Table 44.	Flash memory characteristics	
Table 45.	Flash memory endurance and data retention	
Table 46.	EMS characteristics	
Table 47.	EMI characteristics	/4



List of tables STM32F042xx

Table 48.	ESD absolute maximum ratings	74
Table 49.	Electrical sensitivities	
Table 50.	I/O current injection susceptibility	
Table 51.	I/O static characteristics	
Table 52.	Output voltage characteristics	
Table 53.	I/O AC characteristics	79
Table 54.	NRST pin characteristics	80
Table 55.	ADC characteristics	81
Table 56.	R _{AIN} max for f _{ADC} = 14 MHz	83
Table 57.	ADC accuracy	
Table 58.	TS characteristics	85
Table 59.	V _{BAT} monitoring characteristics	85
Table 60.	TIMx characteristics	85
Table 61.	IWDG min/max timeout period at 40 kHz (LSI)	86
Table 62.	WWDG min/max timeout value at 48 MHz (PCLK)	86
Table 63.	I2C analog filter characteristics	87
Table 64.	SPI characteristics	88
Table 65.	I ² S characteristics	90
Table 66.	LQFP48 – 7 mm x 7 mm low-profile quad flat package mechanical data	93
Table 67.	UFQFPN48 – 7 mm x 7 mm, 0.5 mm pitch, package mechanical data	96
Table 68.	WLCSP36, 0.4 mm pitch, package mechanical data	98
Table 69.	LQFP32 – 7 mm x 7 mm 32-pin low-profile quad flat package mechanical data	99
Table 70.	UFQFPN32 – 5 x 5 mm, 32-lead ultra thin fine pitch quad flat no-lead package	
		101
Table 71.	UFQFPN28 – 4 x 4 mm, 28-lead ultra thin fine pitch quad flat no-lead package	
	mechanical data	
Table 72.	TSSOP20 – 20-pin thin shrink small outline package mechanical data	
Table 73.	Package thermal characteristics	
Table 74.	Ordering information scheme	
Table 75.	Document revision history	109

STM32F042xx List of figures

List of figures

Figure 1.	Block diagram	. 11
Figure 2.	Clock tree	. 16
Figure 3.	LQFP48 48-pin package pinout (top view)	. 27
Figure 4.	UFQFPN48 48-pin package pinout (top view)	. 27
Figure 5.	WLCSP36 36-pin package ball-out	
Figure 6.	LQFP32 32-pin package pinout (top view)	. 28
Figure 7.	UFQFPN32 32-pin package pinout (top view)	. 29
Figure 8.	UQFPN28 28-pin package (top view)	. 29
Figure 9.	TSSOP20 20-pin package (top view)	. 30
Figure 10.	STM32F042xx memory map	. 40
Figure 11.	Pin loading conditions	. 43
Figure 12.	Pin input voltage	. 43
Figure 13.	Power supply scheme	
Figure 14.	Current consumption measurement scheme	. 45
Figure 15.	High-speed external clock source AC timing diagram	. 62
Figure 16.	Low-speed external clock source AC timing diagram	. 63
Figure 17.	Typical application with an 8 MHz crystal	. 65
Figure 18.	Typical application with a 32.768 kHz crystal	. 67
Figure 19.	HSI oscillator accuracy characterization results	. 68
Figure 20.	HSI14 oscillator accuracy characterization results	. 69
Figure 21.	HSI48 oscillator accuracy characterization results	
Figure 22.	TC and TTa I/O input characteristics	. 77
Figure 23.	Five volt tolerant (FT and FTf) I/O input characteristics	
Figure 24.	I/O AC characteristics definition	. 80
Figure 25.	Recommended NRST pin protection	. 81
Figure 26.	ADC accuracy characteristics	
Figure 27.	Typical connection diagram using the ADC	. 84
Figure 28.	SPI timing diagram - slave mode and CPHA = 0	
Figure 29.	SPI timing diagram - slave mode and CPHA = 1	
Figure 30.	SPI timing diagram - master mode	
Figure 31.	I2S slave timing diagram (Philips protocol)	
Figure 32.	I2S master timing diagram (Philips protocol)	
Figure 33.	LQFP48 – 7 mm x 7 mm, 48 pin low-profile quad flat package outline	
Figure 34.	LQFP48 recommended footprint	
Figure 35.	UFQFPN48 – 7 mm x 7 mm, 0.5 mm pitch, package outline	
Figure 36.	UFQFPN48 recommended footprint	
Figure 37.	WLCSP36 - 0.4 mm pitch, package outline	
Figure 38.	LQFP32 – 7 mm x 7 mm 32-pin low-profile quad flat package outline	
Figure 39.	LQFP32 recommended footprint	
Figure 40.	UFQFPN32 - 5 x 5 mm, 32-lead ultra thin fine pitch quad flat no-lead package outline.	
Figure 41.	UFQFPN32 recommended footprint	
Figure 42.	UFQFPN28 - 4 x 4 mm, 28-lead ultra thin fine pitch quad flat no-lead package outline.	
Figure 43.	UFQFPN28 recommended footprint	
Figure 44.	TSSOP20 - 20-pin thin shrink small outline	
Figure 45.	TSSOP20 recommended footprint	106



Introduction STM32F042xx


1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F042xx microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website at www.st.com.

For information on the ARM $^{\otimes}$ Cortex $^{\otimes}$ -M0 core, please refer to the Cortex $^{\otimes}$ -M0 Technical Reference Manual, available from ARM website at *www.arm.com*.





STM32F042xx Description

2 Description

The STM32F042xx microcontrollers incorporate the high-performance ARM[®] Cortex[®]-M0 32-bit RISC core operating at a 48 MHz frequency, high-speed embedded memories (up to 32 Kbytes of Flash memory and 6 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (one I²C, two SPIs/one I2S, one HDMI CEC and two USARTs), one USB Full speed device (crystal-less), one CAN, one 12-bit ADC, four general-purpose 16-bit timers, a 32-bit timer and an advanced-control PWM timer.

The STM32F042xx microcontrollers operate in the -40 to +85 $^{\circ}$ C and -40 to +105 $^{\circ}$ C temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F042xx microcontrollers include devices in seven different packages ranging from 20 pins to 48 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included. The description below provides an overview of the complete range of STM32F042xx peripherals proposed.

These features make the STM32F042xx microcontrollers suitable for a wide range of applications such as application control and user interfaces, handheld equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.



Description STM32F042xx

Table 2. STM32F042xx device features and peripheral counts

Peripheral		STM32	F042Fx	Fx STM32F042G		STM32F042K		STM32F042T		STM32F042C	
Flash (Kbytes)		16	32	16	32	16	32	16	32	16	32
SRAM (Kby	rtes)	(6 6 6 6					6			
Time and	Advanced control		1 (16-bit)								
Timers	General purpose		4 (16-bit) 1 (32-bit)								
	SPI [I2S] ⁽¹⁾				1	[1]				2	[1]
	I ² C						1			•	
Comm.	USART		2								
interfaces	CAN	1									
	USB	1									
	CEC	1									
12-bit ADC (number of	channels)	1 (9 ext. + 3 int.) (10 ext. + 3 int.)									
GPIOs		1	6	2	<u>.</u> 4	2 2	6 8	3	0	:	38
Capacitive sensing channels		-	7	1	1		3 4	1	4		14
Max. CPU f	requency	48 MHz									
Operating v	oltage	2.0 to 3.6 V									
Operating temperature Ambient operating temperature: -40 °C to 85 Junction temperature: -40 °C to 105 °C											
Packages		TSS	DP20	UQF	PN28	LQF UQFI	P32 PN32	WLC	SP36		FP48 FPN48

^{1.} The SPI interfaces can be used either in SPI mode or in I2S audio mode.

STM32F042xx Description




Figure 1. Block diagram

3 Functional overview

3.1 ARM® Cortex®-M0 core with embedded Flash and SRAM

The ARM[®] Cortex[®]-M0 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[®]-M0 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F0xx family has an embedded ARM core and is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

3.2 Memories

The device has the following features:

- 6 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
 - 16 to 32 Kbytes of embedded Flash memory for programs and data
 - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex-M0 serial wire) and boot in RAM selection disabled

3.3 Boot modes

At startup, the boot pin and boot selector option bits are used to select one of the three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot pin is shared with the standard GPIO and can be disabled through the boot selector option bits. The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15 or PA9/PA10, I2C on pins PB6/PB7 or through the USB DFU interface.



3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- V_{DD} = 2.0 to 3.6 V: external power supply for I/Os. Provided externally through V_{DD} pins.
- V_{DDA} = 2.0 to 3.6 V: external analog power supply for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used). The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be provided first.
- V_{DDIO2} = 1.65 to 3.6 V: external power supply for marked I/Os. Provided externally through the VDDIO2 pin. The V_{DDIO2} voltage level is completely independent from V_{DD} or V_{DDA}, but it must not be provided without a valid supply on V_{DD}. Refer to the pinout diagrams or tables for concerned I/Os list.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The V_{DDIO2} supply is monitored and compared with the internal reference voltage (V_{REFINT}). When the V_{DDIO2} is below this threshold, all the I/Os supplied from this rail are disabled by hardware. The output of this comparator is connected to EXTI line 31 and it can be used to generate an interrupt.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.



3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.

In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

3.5.4 Low-power modes

The STM32F042xx microcontrollers support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, the PVD output, RTC alarm, I2C1, USART1 or the CEC.

The I2C1, USART1 and the CEC can be configured to enable the HSI RC oscillator for processing incoming data. If this is used when the voltage regulator is put in low power mode, the regulator is first switched to normal mode before the clock is provided to the given peripheral.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pins, or an RTC event occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.



3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.

Additionally, also the internal RC 48 MHz oscillator can be selected for system clock or PLL input source. This oscillator can be automatically fine-trimmed by the means of the CRS peripheral using the external synchronization.






Figure 2. Clock tree

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.8 Direct memory access controller (DMA)

The 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPI, I2S, I2C, USART, all TIMx timers (except TIM14) and ADC.

3.9 Interrupts and events

3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 38 GPIOs can be connected to the 16 external interrupt lines.

3.10 Analog to digital converter (ADC)

The 12-bit analog to digital converter has up to 10 external and 3 internal (temperature



sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage $V_{\mbox{\footnotesize SENSE}}$ that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (\pm 5 °C), V _{DDA} = 3.3 V (\pm 10 mV)	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7C2 - 0x1FFF F7C3

Table 3. Temperature sensor calibration values

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 4. Internal voltage reference calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at a temperature of 30 °C (\pm 5 °C), V _{DDA} = 3.3 V (\pm 10 mV)	0x1FFF F7BA - 0x1FFF F7BB



3.10.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC_IN18. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.11 Touch sensing controller (TSC)

The STM32F042xx devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 14 capacitive sensing channels distributed over 5 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Table 5. Capacitive sensing GPIOs available on STM32F042xx devices

Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0
1	TSC_G1_IO2	PA1
ı	TSC_G1_IO3	PA2
	TSC_G1_IO4	PA3
	TSC_G2_IO1	PA4
2	TSC_G2_IO2	PA5
2	TSC_G2_IO3	PA6
	TSC_G2_IO4	PA7
	TSC_G3_IO2	PB0
3	TSC_G3_IO3	PB1
	TSC_G3_IO4	PB2

Group	Pin name	
	TSC_G4_IO1	PA9
4	TSC_G4_IO2	PA10
4	TSC_G4_IO3	PA11
	TSC_G4_IO4	PA12
	TSC_G5_IO1	PB3
5	TSC_G5_IO2	PB4
5	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7

Table 6. No. of capacitive sensing channels available on STM32F042xx devices

		Number of	capacitive sensir	ng channels	
Analog I/O group	STM32F042Cx LQPF48 UQFPN48	STM32F042Tx WLCSP36	STM32F042Kx LQFP32 UQFPN32	STM32F042Gx UQFPN28	STM32F042Fx TSSOP20
G1	3	3	3	3	3
G2	3	3	3	3	3
G3	2	2	1 2	1	0
G4	3	3	P36 UQFPN32 UQFPN28 3 3 3 1 1 1 2 1 3 1 3 3 11 3 3		1
G5	3	3	3	3	0
Number of capacitive sensing channels	14	14	_	11	7

3.12 Timers and watchdogs

The STM32F042xx devices include up to five general-purpose timers and an advanced control timer.

Table 7 compares the features of the advanced-control and general-purpose timers.

Table 7. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
	TIM2	32-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
General	TIM3	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
purpose	TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No
	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	Yes

3.12.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

3.12.2 General-purpose timers (TIM2..3, TIM14, 16, 17)

There are five synchronizable general-purpose timers embedded in the STM32F042xx devices (see *Table 7* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

TIM2, TIM3

STM32F042xx devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

TIM16 and TIM17

Both timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.



They each have a single channel for input capture/output compare, PWM or one-pulse mode output.

The TIM16 and TIM17 timers can work together via the Timer Link feature for synchronization or event chaining.

TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

3.12.3 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.12.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.12.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source (HCLK or HCLK/8)

3.13 Real-time clock (RTC) and backup registers

The RTC and the 5 backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.



The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month.
- Programmable alarm with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32

3.14 Inter-integrated circuit interfaces (I²C)

The I²C interface (I2C1) can operate in multimaster or slave modes. It can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with 20 mA output drive on some I/Os.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). It also includes programmable analog and digital noise filters.

Tuble 6. Comparison of 120 analog and digital inters								
	Analog filter	Digital filter						
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks						
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length						
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.						

Table 8. Comparison of I2C analog and digital filters

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent

from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C interface can be served by the DMA controller.

Table 9. STM32F042xx I²C implementation

I2C features ⁽¹⁾	I2C1
7-bit addressing mode	Х
10-bit addressing mode	Х
Standard mode (up to 100 kbit/s)	Х
Fast mode (up to 400 kbit/s)	Х
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х
Independent clock	Х
SMBus	Х
Wakeup from STOP	Х

^{1.} X = supported.

3.15 Universal synchronous/asynchronous receiver transmitters (USART)

The device embeds up to two universal synchronous/asynchronous receiver transmitters (USART1 and USART2), which communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent from the CPU clock, allowing USART1 to wake up the MCU from Stop mode.

The USART interfaces can be served by the DMA controller.

Refer to Table 10 for the differences between USART1 and USART2.

Table 10. STM32F042xx USART implementation

USART modes/features ⁽¹⁾	USART1	USART2
Hardware flow control for modem	X	X
Continuous communication using DMA	X	X
Multiprocessor communication	X	X
Synchronous mode	X	X
Smartcard mode	X	
Single-wire half-duplex communication	X	X
IrDA SIR ENDEC block	X	



USART modes/features ⁽¹⁾	USART1	USART2
LIN mode	X	
Dual clock domain and wakeup from Stop mode	X	
Receiver timeout interrupt	X	
Modbus communication	X	
Auto baud rate detection	X	
Driver Enable	Х	Х

Table 10. STM32F042xx USART implementation (continued)

3.16 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I²S)

Up to two SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I²S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Refer to *Table 11* for the differences between SPI1 and SPI2.

Table 11. STM32F042xx SPI/I2S implementation

SPI features ⁽¹⁾	SPI1	SPI2
Hardware CRC calculation	Х	Х
Rx/Tx FIFO	Х	Х
NSS pulse mode	Х	Х
I2S mode	Х	
TI mode	Х	Х

^{1.} X = supported.

^{1.} X = supported.

3.17 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI_CEC controller to wakeup the MCU from Stop mode on data reception.

3.18 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

3.19 Universal serial bus (USB)

The STM32F042xx embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB (the last 256 bytes are used for CAN peripheral if enabled) and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal-less operation.

3.20 Clock recovery system (CRS)

The STM32F042xx embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

3.21 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



4 Pinouts and pin descriptions





Figure 3. LQFP48 48-pin package pinout (top view)





577






Figure 6. LQFP32 32-pin package pinout (top view)



VDD ==>1 24 PA14 PF0-OSC_IN =>2 10 23 PA13 PF1-OSC_OUT =>3 22 PA12 NRST ::>4 VDDA ::>5 PA0 ::>6 VSS 21 PA11 VSSA 20 PA10 19 PA9 PA1 18 PA8 10 11 12 13 14 15 16 10 11 10 11 10 11 11 PA2 ::: 8 PA3 PA4 PA5 PA6 PA7 PB0 PB1 I/O pin supplied by VDDIO2 MS34203V1

Figure 7. UFQFPN32 32-pin package pinout (top view)

Figure 8. UQFPN28 28-pin package (top view)



1. Pin pair PA11/12 can be remapped instead of pin pair PA9/10 using the SYSCFG_CFGR1 register.




Figure 9. TSSOP20 20-pin package (top view)

1. Pin pair PA11/12 can be remapped instead of pin pair PA9/10 using the SYSCFG_CFGR1 register.

4

Table 12. Legend/abbreviations used in the pinout table

		1					
Na	me	Abbreviation	Definition				
Pin r	name		specified in brackets below the pin name, the pin function during and ame as the actual pin name				
		S	Supply pin				
Pin ⁻	type	I	Input only pin				
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
		FTf 5 V tolerant I/O, FM+ capable					
I/O str	ucture	TTa 3.3 V tolerant I/O directly connected to ADC					
		TC	TC Standard 3.3V I/O				
		RST	Bidirectional reset pin with embedded weak pull-up resistor				
No	tes	Unless otherwise reset.	specified by a note, all I/Os are set as floating inputs during and after				
Pin	Alternate functions	Functions selected	d through GPIOx_AFR registers				
functions	Additional functions	Functions directly	selected/enabled through peripheral registers				

Table 13. STM32F042xx pin definitions

	I	Pin nı	umbe	rs						Pin function	ns
LQFP48/UFQFPN48	WLCSP36	LQFP32	UFQFPN32	UFQFPN28	TSSPOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
1	-	-	-	-	-	VBAT	S	-	-	Backup power s	upply
2	A6	-	-	-	-	PC13	I/O	тс	(1) (2)	-	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT
3	В6	-	-	-	-	PC14- OSC32_IN (PC14)	I/O	тс	(1) (2)	-	OSC32_IN
4	C6	-	-	-	-	PC15- OSC32_OUT (PC15)	I/O	тс	(1) (2)	-	OSC32_OUT
5	B5	2	2	2	2	PF0-OSC_IN (PF0)	I/O	FTf	-	CRS_SYNC I2C1_SDA	OSC_IN



Table 13. STM32F042xx pin definitions (continued)

	1	Pin nı	umbe			13. 51 W32FU42X				Pin function	s
LQFP48/UFQFPN48	WLCSP36	LQFP32	UFQFPN32	UFQFPN28	TSSPOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
6	C5	3	3	3	3	PF1-OSC_OUT (PF1)	I/O	FTf	-	I2C1_SCL	OSC_OUT
7	D5	4	4	4	4	NRST	I/O	RST	-	Device reset input / intern (active low)	
8	D6	32	0	16	-	VSSA	S		-	Analog groun	ıd
9	E5	5	5	5	5	VDDA	S		-	Analog power su	ıpply
10	F6	6	6	6	6	PA0	I/O	ТТа	-	USART2_CTS, TIM2_CH1_ETR, TSC_G1_IO1	RTC_ TAMP2, WKUP1, ADC_IN0,
11	D4	7	7	7	7	PA1	I/O	ТТа	-	USART2_RTS, TIM2_CH2, TSC_G1_IO2, EVENTOUT	ADC_IN1
12	E4	8	8	8	8	PA2	I/O	ТТа	1	USART2_TX, TIM2_CH3, TSC_G1_IO3	ADC_IN2, WKUP4
13	F5	9	9	9	9	PA3	I/O	ТТа	1	USART2_RX, TIM2_CH4, TSC_G1_IO4	ADC_IN3
14	C3	10	10	10	10	PA4	I/O	ТТа	1	SPI1_NSS, I2S1_WS, TIM14_CH1, TSC_G2_IO1, USART2_CK USB_NOE	ADC_IN4
15	D3	11	11	11	11	PA5	I/O	ТТа	1	SPI1_SCK, I2S1_CK, CEC, TIM2_CH1_ETR, TSC_G2_IO2	ADC_IN5
16	E3	12	12	12	12	PA6	I/O	ТТа	-	SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, TSC_G2_IO3, EVENTOUT	ADC_IN6

Table 13. STM32F042xx pin definitions (continued)

		Pin nı	umbe			13. 311VI321 042X	•			Pin function	ıs
LQFP48/UFQFPN48	WLCSP36	LQFP32	UFQFPN32	UFQFPN28	TSSPOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
17	F4	13	13	13	13	PA7	I/O	ТТа	-	SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, TSC_G2_IO4, EVENTOUT	ADC_IN7
18	F3	14	14	14	-	PB0	I/O	ТТа	-	TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT	ADC_IN8
19	F2	15	15	15	14	PB1	I/O	ТТа	-	TIM3_CH4, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3	ADC_IN9
20	D2	-	16	-	-	PB2	I/O	FT	-	TSC_G3_IO4	-
21	-	-	-	-	-	PB10	I/O	FT	-	SPI2_SCK, CEC, TSC_SYNC, TIM2_CH3, I2C1_SCL	-
22	-	-	-	-	-	PB11	I/O	FT	-	TIM2_CH4, EVENTOUT, I2C1_SDA	-
23	F1	16	0	15	15	VSS	S	-	-	Ground	
24	-	-	-	17	16	VDD	S	-	-	Digital power su	upply
25	-	-	-	-	-	PB12	I/O	FT	-	TIM1_BKIN, SPI2_NSS, EVENTOUT	-
26	-	-	-	-	-	PB13	I/O	FTf	-	SPI2_SCK, TIM1_CH1N, I2C1_SCL	-
27	-	-	-	-	-	PB14	I/O	FTf	-	SPI2_MISO, TIM1_CH2N, I2C1_SDA	-
28	-	-	-	-	-	PB15	I/O	FT	-	SPI2_MOSI, TIM1_CH3N	WKUP7, RTC_REFIN
29	E2	18	18	18	-	PA8	I/O	FT	(3)	USART1_CK, TIM1_CH1, EVENTOUT, MCO, CRS_SYNC	-



Table 13. STM32F042xx pin definitions (continued)

		Pin nı	umbe			13. 3 1 W 321 0 42X	•			Pin function	ıs
LQFP48/UFQFPN48	WLCSP36	LQFP32	UFQFPN32	UFQFPN28	TSSPOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
30	D1	19	19	19	17	PA9	I/O	FTf	(3)	USART1_TX, TIM1_CH2, TSC_G4_IO1, I2C1_SCL	-
31	C1	20	20	20	18	PA10	I/O	FTf	(3)	USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2, I2C1_SDA	-
32	C2	21	21	19 ⁽⁴⁾	17 ⁽⁴⁾	PA11	I/O	FTf	(3)	CAN_RX, USART1_CTS, TIM1_CH4, COMP1_OUT, TSC_G4_IO3, EVENTOUT, I2C1_SCL	USB_DM
33	A1	22	22	20 ⁽⁴⁾	18 ⁽⁴⁾	PA12	I/O	FTf	(3)	CAN_TX,USART1_RTS, TIM1_ETR, TSC_G4_IO4, EVENTOUT, I2C1_SDA	USB_DP
34	B1	23	23	21	19	PA13	I/O	FT	(3) (5)	IR_OUT, SWDIO USB_NOE	-
35	-	-	-	-	-	VSS	S	-	-	Ground	
36	E1	17	17	-	-	VDDIO2	S	-	-	Digital power su	ipply
37	B2	24	24	22	20	PA14	I/O	FTf	(3) (5)	USART2_TX, SWCLK	-
38	A2	25	25	23	-	PA15	I/O	FTf	(3)	SPI1_NSS, I2S1_WS, USART2_RX, TIM2_CH1_ETR, EVENTOUT, USB_NOE	-
39	В3	26	26	24	-	PB3	I/O	FT	-	SPI1_SCK, I2S1_CK, TIM2_CH2, TSC_G5_IO1, EVENTOUT	-

Table 13. STM32F042xx pin definitions (continued)

Pin numbers						13. 3119321 0428	-			Pin functions	
LQFP48/UFQFPN48	WLCSP36	LQFP32	UFQFPN32	UFQFPN28	TSSPOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
40	А3	27	27	25	-	PB4	I/O	FT	-	SPI1_MISO, I2S1_MCK, TIM17_BKIN, TIM3_CH1, TSC_G5_IO2, EVENTOUT	-
41	1	28	28	26	-	PB5	I/O	FT	-	SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2	WKUP6
42	C4	29	29	27	-	PB6	I/O	FTf	-	I2C1_SCL, USART1_TX, TIM16_CH1N, TSC_G5_I03	-
43	A4	30	30	28	-	PB7	I/O	FTf	-	I2C1_SDA, USART1_RX, USART4_CTS, TIM17_CH1N, TSC_G5_IO4	-
44	-	-	31	-	-	PF11 BOOT0	I/O	FT	-	-	Boot memory selection
-	B4	31	-	1	1	PB8 BOOT0	I/O	FTf	-	I2C1_SCL, CEC, TIM16_CH1, TSC_SYNC, CAN_RX	Boot memory selection
45	-	-	32	-	-	PB8	I/O	FTf	-	I2C1_SCL, CEC, TIM16_CH1, TSC_SYNC, CAN_RX	-
46	1	-	-	-	-	PB9	I/O	FTf	-	SPI2_NSS, I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT, CAN_TX	-
47	-	32	0	-	-	VSS	S	-	-	Ground	
48	A5	1	1	-	-	VDD	S	-	-	Digital power supply	

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF.
 These GPIOs must not be used as current sources (e.g. to drive an LED).



- After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.
- 3. PA8, PA9, PA10, PA11, PA12, PA13, PA14 and PA15 I/Os are supplied by VDDIO2.
- 4. Pin pair PA11/12 can be remapped instead of pin pair PA9/10 using SYSCFG_CFGR1 register.
- After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.





Table 14. Alternate functions selected through GPIOA AFR registers for port A

Pin name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0		USART2_CTS	TIM2_CH1_ETR	TSC_G1_IO1				
PA1	EVENTOUT	USART2_RTS	TIM2_CH2	TSC_G1_IO2				
PA2		USART2_TX	TIM2_CH3	TSC_G1_IO3				
PA3		USART2_RX	TIM2_CH4	TSC_G1_IO4				
PA4	SPI1_NSS, I2S1_WS	USART2_CK	USB_NOE	TSC_G2_IO1	TIM14_CH1			
PA5	SPI1_SCK, I2S1_CK	CEC	TIM2_CH1_ETR	TSC_G2_IO2				
PA6	SPI1_MISO, I2S1_MCK	TIM3_CH1	TIM1_BKIN	TSC_G2_IO3		TIM16_CH1	EVENTOUT	
PA7	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM1_CH1N	TSC_G2_IO4	TIM14_CH1	TIM17_CH1	EVENTOUT	
PA8	MCO	USART1_CK	TIM1_CH1	EVENTOUT	CRS_SYNC			
PA9		USART1_TX	TIM1_CH2	TSC_G4_IO1	I2C1_SCL	MCO		
PA10	TIM17_BKIN	USART1_RX	TIM1_CH3	TSC_G4_IO2	I2C1_SDA			
PA11	EVENTOUT	USART1_CTS	TIM1_CH4	TSC_G4_IO3	CAN_RX	I2C1_SCL		
PA12	EVENTOUT	USART1_RTS	TIM1_ETR	TSC_G4_IO4	CAN_TX	I2C1_SDA		
PA13	SWDIO	IR_OUT	USB_NOE					
PA14	SWCLK	USART2_TX						
PA15	SPI1_NSS, I2S1_WS	USART2_RX	TIM2_CH1_ETR	EVENTOUT		USB_NOE		

Table 15. Alternate functions selected through GPIOB_AFR registers for port B

Pin name	AF0	AF1	AF2	AF3	AF4	AF5
PB0	EVENTOUT	TIM3_CH3	TIM1_CH2N	TSC_G3_IO2		
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	TSC_G3_IO3		
PB2				TSC_G3_IO4		
PB3	SPI1_SCK, I2S1_CK	EVENTOUT	TIM2_CH2	TSC_G5_IO1		
PB4	SPI1_MISO, I2S1_MCK	TIM3_CH1	EVENTOUT	TSC_G5_IO2		TIM17_BKIN
PB5	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM16_BKIN	I2C1_SMBA		
PB6	USART1_TX	I2C1_SCL	TIM16_CH1N	TSC_G5_IO3		
PB7	USART1_RX	I2C1_SDA	TIM17_CH1N	TSC_G5_IO4		
PB8	CEC	I2C1_SCL	TIM16_CH1	TSC_SYNC	CAN_RX	
PB9	IR_OUT	I2C1_SDA	TIM17_CH1	EVENTOUT	CAN_TX	SPI2_NSS
PB10	CEC		TIM2_CH3	TSC_SYNC		SPI2_SCK
PB11	EVENTOUT		TIM2_CH4			
PB12	SPI2_NSS	EVENTOUT	TIM1_BKIN			
PB13	SPI2_SCK		TIM1_CH1N			I2C2_SCL
PB14	SPI2_MISO		TIM1_CH2N			I2C2_SDA
PB15	SPI2_MOSI		TIM1_CH3N			



Table 16. Alternate functions selected through GPIOF_AFR registers for port F

Pin name	AF0	AF1
PF0	CRS_SYNC	I2C1_SDA
PF1		I2C1_SCL



Memory mapping STM32F042xx

5 Memory mapping




Figure 10. STM32F042xx memory map

STM32F042xx Memory mapping

Table 17. STM32F042xx peripheral register boundary addresses

Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 0C00 - 0x4800 13FF	2 KB	Reserved
AHB2	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH Interface
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9 KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 3C00 - 0x4001 43FF	2 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
APB	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG + COMP
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved

Memory mapping STM32F042xx

Table 17. STM32F042xx peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
	0x4000 7C00 - 0x4000 7FFF	1 KB	Reserved
	0x4000 7800 - 0x4000 7BFF	1 KB	CEC
	0x4000 7400 - 0x4000 77FF	1 KB	Reserved
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 6C00 - 0x4000 6FFF	1 KB	CRS
	0x4000 6800 - 0x4000 6BFF0	1 KB	Reserved
	0x4000 6400 - 0x4000 67FF	1 KB	BxCAN
	0x4000 6000 - 0x4000 63FF	1 KB	USB/CAN RAM
	0x4000 5C00 - 0x4000 5FFF	1 KB	USB
	0x4000 5800 - 0x4000 5BFF	1 KB	Reserved
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
APB	0x4000 4800 - 0x4000 53FF	3 KB	Reserved
APB	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 3C00 - 0x4000 43FF	2 KB	Reserved
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14
	0x4000 0800 - 0x4000 1FFF	6 KB	Reserved
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = V_{DDA} = 3.3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 11*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 12*.



6.1.6 Power supply scheme

VBAT Backup circuitry (LSE, RTC, 1.65 - 3.6 VBackup registers) Power switch V_{CORE} 3 x VDD Regulator V_{DDIO1} shifter OUT Kernel logic Ю (CPU, digital, 3 x 100 nF **GPIOs** logic Level memories) + 1 x 4.7 uF IN 3 x Vss VDDI02 VDDIO2 VDDIO2 shifter OUT 100 nF Ю + 4.7 uF **GPIOs** logic evel IN Vss **V**DDA Analog: ADC/ 10 nF VREF+ (RCs, PLL, ...) + 1 uF DAC VREF-Vssa MS34925V1

Figure 13. Power supply scheme

Caution: Each power supply pair (V_{DD}/V_{SS}, V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

Figure 14. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 18: Voltage characteristics*, *Table 19: Current characteristics*, and *Table 20: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit
V _{DDx} -V _{SS}	External main supply voltage (including V_{DDA} , V_{DD} , V_{DDIO2} and V_{BAT})	-0.3	4.0	V
V _{DD} –V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V
	Input voltage on FT and FTf pins	V _{SS} - 0.3	V _{DDIOx} + 4.0	V
V _{IN} ⁽²⁾	Input voltage on TTa pins	V _{SS} – 0.3	4.0	V
	Input voltage on any other pin	V _{SS} - 0.3	4.0	V
∆V _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSx} - V _{SS}	Variations between all the different ground pins	-	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3.12: Electrical sensitivity characteristics		

Table 18. Voltage characteristics⁽¹⁾

^{2.} V_{IN} maximum must always be respected. Refer to *Table 19: Current characteristics* for the maximum allowed injected current values.



All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

Table 19. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD power lines (source) ⁽¹⁾	120	
Σl _{VSS}	Total current out of sum of all VSS ground lines (sink) ⁽¹⁾	-120	
I _{VDD(PIN)}	Maximum current into each VDD power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each VSS ground pin (sink) ⁽¹⁾	-100	
	Output current sunk by any I/O and control pin	25	
I _{IO(PIN)}	Output current source by any I/O and control pin	-25	
	Total output current sunk by sum of all IOs and control pins ⁽²⁾	80	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-80	mA
	Total output current sourced by sum of all IOs supplied by VDDIO2	-40	
	Injected current on FT and FTf pins	-5/+0 ⁽⁴⁾	
I _{INJ(PIN)} ⁽³⁾	Injected current on TC and RST pin	± 5	1
	Injected current on TTa pins ⁽⁵⁾	± 5	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	

All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.

- 3. A positive injection is induced by V_{IN} > V_{DDIOx} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- On these I/Os, a positive injection is induced by V_{IN} > V_{DDA}. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 57: ADC accuracy*.
- 6. When several inputs are submitted to a current injection, the maximum Σl_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 20. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

^{2.} This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.

6.3 Operating conditions

6.3.1 General operating conditions

Table 21. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency		0	48	MHz	
f _{PCLK}	Internal APB clock frequency		0	48	IVIITZ	
V_{DD}	Standard operating voltage		2	3.6	V	
V _{DDIO2}	I/O supply voltage	Must not be supplied if V _{DD} is not present	1.65	3.6	V	
V _{DDA} ⁽¹⁾	Analog operating voltage (ADC not used)	Must have a potential equal	2	3.6	V	
VDDA` ′	Analog operating voltage (ADC used)	to or higher than V _{DD}	2.4	3.6	V	
V _{BAT}	Backup operating voltage		1.65	3.6	V	
		TC and RST I/O	-0.3	V _{DDIOx} +0.3		
V_{IN}	I/O input voltage	TTa I/O	-0.3	V _{DDA} +0.3	V	
		FT and FTf I/O	-0.3	5.5 ⁽²⁾		
		LQFP48	-	364		
	Power dissipation at T_A = 85 °C for suffix 6 or T_A = 105 °C for suffix $7^{(3)}$	UFQFPN48	-	606		
		WLCSP36	-	313		
P_{D}		LQFP32	-	351	mW	
		UFQFPN32	-	526		
		UFQFPN28	-	170		
		TSSOP20	-	263		
	Ambient temperature for the	Maximum power dissipation	-40	85	00	
т.	suffix 6 version	Low power dissipation ⁽⁴⁾	-40	105	°C	
TA	Ambient temperature for the	Maximum power dissipation	-40	105	00	
	suffix 7 version	Low power dissipation ⁽⁴⁾	-40	125	°C	
Τ,	lunction to manage transport	Suffix 6 version	-40	105	°C	
TJ	Junction temperature range	Suffix 7 version	-40	125	- °C	

^{1.} When the ADC is used, refer to Table 55: ADC characteristics.

^{2.} To sustain a voltage higher than V_{DDIOx} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} .

In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.2: Thermal characteristics).

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 22* are derived from tests performed under the ambient temperature condition summarized in *Table 21*.

Table 22. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V _{DD} rise time rate		0	∞	
	V _{DD} fall time rate		20	∞	μs/V
t _{VDDA}	V _{DDA} rise time rate		0	8	μ5/ ν
	V _{DDA} fall time rate		20	∞	

6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 23* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 23. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR/PDR} ⁽¹⁾	reset threshold	Falling edge ⁽²⁾	1.80	1.88	1.96 ⁽³⁾	V
* POR/PDR		Rising edge	1.84 ⁽³⁾	1.92	2.00	V
V _{PDRhyst}	PDR hysteresis		-	40	-	mV
t _{RSTTEMPO} ⁽⁴⁾	Reset temporization		1.50	2.50	4.50	ms

^{1.} The PDR detector monitors V_{DD} and also V_{DDA} (if kept enabled in the option bytes). The POR detector monitors only V_{DD} .

Table 24. Programmable voltage detector characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{PVD0}	PVD threshold 0	Rising edge	2.1	2.18	2.26	V
	PVD threshold 0	Falling edge	2	2.08	2.16	V
V _{PVD1}	PVD threshold 1	Rising edge	2.19	2.28	2.37	V
		Falling edge	2.09	2.18	2.27	V
V	PVD threshold 2	Rising edge	2.28	2.38	2.48	V
V _{PVD2}		Falling edge	2.18	2.28	2.38	V
V	PVD threshold 3	Rising edge	2.38	2.48	2.58	V
V _{PVD3}		Falling edge	2.28	2.38	2.48	V





^{2.} The product behavior is guaranteed by design down to the minimum $V_{POR/PDR}$ value.

^{3.} Data based on characterization results, not tested in production.

^{4.} Guaranteed by design, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	PVD threshold 4	Rising edge	2.47	2.58	2.69	V
V _{PVD4}	F VD tilleshold 4	Falling edge	2.37	2.48	2.59	٧
V	PVD threshold 5	Rising edge	2.57	2.68	2.79	٧
V _{PVD5}	FVD tilleshold 5	Falling edge	2.47	2.58	2.69	V
V	PVD threshold 6	Rising edge	2.66	2.78	2.9	V
V _{PVD6}	F VD tilleshold 0	Falling edge	2.56	2.68	2.8	٧
V	PVD threshold 7	Rising edge	2.76	2.88	3	V
V _{PVD7}	F VD tilleshold /	Falling edge	2.66	2.78	2.9	٧
V _{PVDhyst} ⁽¹⁾	PVD hysteresis		-	100	-	mV
I _{DD(PVD)}	PVD current consumption		-	0.15	0.26 ⁽¹⁾	μA

Table 24. Programmable voltage detector characteristics (continued)

6.3.4 Embedded reference voltage

The parameters given in *Table 25* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Internal reference voltage	-40 °C < T _A < +105 °C	1.16	1.2	1.25	V
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +85 °C	1.16	1.2	1.24 ⁽¹⁾	V
t _{S_vrefint}	ADC sampling time when reading the internal reference voltage		4 ⁽²⁾	-	-	μs
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DDA} = 3 V	-	-	10 ⁽²⁾	mV
T _{Coeff}	Temperature coefficient		-	-	100 ⁽²⁾	ppm/°C

Table 25. Embedded internal reference voltage

2. Guaranteed by design, not tested in production.

^{1.} Guaranteed by design, not tested in production.

^{1.} Data based on characterization results, not tested in production.

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- · All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled f_{PCLK} = f_{HCLK}

The parameters given in *Table 26* to *Table 31* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 26. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6 V

	<u>_</u>			A	I periphe	rals ena	bled	All	periphe	rals disa	abled	
Symbol	Parameter	Conditions	f _{HCLK}		N	lax @ T _A	(1)		М	ах @ Т _А	(1)	Unit
જે	Par			Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
		HSI48	48 MHz	20.3	23.2	23.4	24.6	12.7	14.4	14.4	14.7	
			48 MHz	20.2	22.9	23.0	23.9	12.6	14.1	14.3	14.4	
	mode, Flash	HSE bypass, PLL on	32 MHz	14.0	16.0	16.1	16.7	8.7	9.5	9.7	10.3	
		_	24 MHz	11.0	13.5	13.7	13.8	6.9	7.6	7.8	8.2	
	current in Run executing from	HSE bypass,	8 MHz	3.9	5.2	5.3	5.6	2.6	3.1	3.2	3.3	
I _{DD}	ent i uting	PLL off	1 MHz	0.9	1.3	1.5	1.8	0.7	1.0	1.1	1.3	mA
	curr		48 MHz	20.5	23.1	23.3	23.6	12.8	14.6	14.6	15.0	
	Supply code e	HSI clock, PLL on	32 MHz	14.3	15.6	15.9	17.0	8.6	9.5	9.7	10.0	
	NS Su		24 MHz	11.2	13.6	13.8	14.8	6.9	7.4	7.5	7.7	
		HSI clock, PLL off	8 MHz	4.1	5.2	5.3	5.6	2.6	3.1	3.1	3.3	



Table 26. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6 V (continued)

	7			Α	II periphe	rals ena	bled	All	periphe	rals disa	abled	
Symbol	Parameter	Conditions	f _{HCLK}		Max @ T _A ⁽¹⁾				Max @ T _A ⁽¹⁾			Unit
Sy	Para			Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
		HSI48	48 MHz	19.3	21.9	22.1	23.7	11.9	13.4	13.6	13.7	
			48 MHz	19.2	21.8 ⁽²⁾	22.0	22.1 ⁽²⁾	11.7	13.3 ⁽²⁾	13.5	13.7 ⁽²⁾	
	ode,	HSE bypass, PLL on	32 MHz	13.4	15.8	15.9	16.0	7.9	8.8	8.9	9.7	
	= E		24 MHz	10.3	12.6	13.0	13.4	6.2	8.0	8.2	8.3	
	n Ru y fro	HSE bypass,	8 MHz	3.6	4.1	4.3	4.4	2.0	2.1	2.1	2.5	
	ent i uting	PLL off	1 MHz	0.8	0.9	0.9	1.1	0.4	0.5	0.6	0.8	
	curr		48 MHz	19.5	22.0	22.1	22.5	11.8	13.6	13.8	13.9	
	Supply current in Run mode, code executing from RAM	HSI clock, PLL on	32 MHz	13.5	16.3	16.4	16.6	8.0	8.8	9.1	9.9	
	lns		24 MHz	10.5	12.8	13.0	13.8	6.5	8.0	8.1	8.4	
		HSI clock, PLL off	8 MHz	3.7	4.7	5.0	5.3	2.1	2.3	2.4	3.0	
I _{DD}		HSI48	48 MHz	12.4	15.1	16.3	16.7	3.0	3.2	3.3	3.4	mA
	Ϋ́Σ		48 MHz	12.3	15.0 ⁽²⁾	16.0	16.2 ⁽²⁾	2.9	3.2 ⁽²⁾	3.3	3.4 ⁽²⁾	
	ode or R/	HSE bypass, PLL on	32 MHz	8.5	10.6	11.2	11.7	1.9	2.1	2.2	2.5	
	ep m		24 MHz	6.5	8.1	8.5	8.7	1.6	1.8	1.8	1.9	
	Sle	HSE bypass,	8 MHz	2.3	3.0	3.1	3.2	0.7	0.8	0.8	0.9	
	nt in I fror	PLL off	48 MHz	20.3	23.2	23.4	24.6	12.7	14.4	14.4	14.7	
	uting		48 MHz	20.2	22.9	23.0	23.9	12.6	14.1	14.3	14.4	
	ply c	HSI clock, PLL on	32 MHz	14.0	16.0	16.1	16.7	8.7	9.5	9.7	10.3	
	Supply current in Sleep mode, Code executing from Flash or RAM HSE bypass, PLL off HSI clock, PLL on	24 MHz	11.0	13.5	13.7	13.8	6.9	7.6	7.8	8.2		
	8	HSI clock, PLL off	8 MHz	3.9	5.2	5.3	5.6	2.6	3.1	3.2	3.3	

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

^{2.} Tested in production

Table 27. Typical and maximum current consumption from the V_{DDA} supply

					V _{DDA}	= 2.4 V	1		V _{DDA}	= 3.6 \	/	
Symbol	Para- meter	Conditions (1)	f _{HCLK}	Tun	М	ax @ T _A	(2)	Tvn	М	ax @ T,	A ⁽³⁾	Unit
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
		HSI48	48 MHz	309	325	332	342	317	334	338	344	
		HSE	48 MHz	148	167 ⁽³⁾	176	179 ⁽³⁾	161	181 ⁽³⁾	193	197 ⁽³⁾	
	Supply bypass,	32 MHz	102	119	124	126	111	128	135	137		
	current in Run or	PLL on	24 MHz	80	95	99	100	88	102	106	108	
	Sleep	HSE	8 MHz	2.7	3.7	4.2	4.5	3.5	4.7	5.2	5.5	
I _{DDA}	mode, code	bypass, PLL off	1 MHz	2.7	3.7	4.2	4.2	3.6	4.7	5.2	5.5	μA
	executing		48 MHz	220	242	251	254	242	264	275	279	
	Flash or HSI clock,	HSI clock, PLL on	32 MHz	173	193	200	202	191	211	219	221	
	RAM		24 MHz	151	169	175	177	167	184	191	193	
		HSI clock, PLL off	8 MHz	72	82	85	85	82	92	95	95	

Current consumption from the V_{DDA} supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash or RAM. Furthermore, when the PLL is off, I_{DDA} is independent from the frequency.

^{2.} Data based on characterization results, not tested in production unless otherwise specified.

^{3.} Tested in production

Table 28. Typical and maximum consumption in Stop and Standby modes

Sym-	Para-		. Typical and I				v _{DD} = \				Max ⁽¹⁾		
bol	meter		Conditions	2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
	Supply current in	Regulator in run mode, all oscillators OFF		15.4	15.5	15.6	15.7	15.8	15.9	23 ⁽²⁾	49	68 ⁽²⁾	
I _{DD}	mode po	pow	Regulator in low- power mode, all oscillators OFF		3.3	3.4	3.5	3.6	3.7	8 ⁽²⁾	33	51 ⁽²⁾	
	Supply current in	ON	ON and IWDG	0.8	1.0	1.1	1.2	1.3	1.4	-	-	-	
	la, ,, t	LSI OFI	OFF and IWDG	0.6	0.7	0.9	0.9	1.0	1.1	2.1 ⁽²⁾	2.6	3.1 ⁽²⁾	
	Supply current in	NO	Regulator in run mode, all oscillators OFF	2.1	2.2	2.3	2.5	2.6	2.8	3.5 ⁽²⁾	3.6	4.6 ⁽²⁾	
	Stop	V _{DDA} monitoring O	Regulator in low-power mode, all oscillators OFF	2.1	2.2	2.3	2.5	2.6	2.8	3.5 ⁽²⁾	3.6	4.6 ⁽²⁾	μА
	Supply current in	V _{DI}	LSI ON and IWDG ON	2.5	2.7	2.8	3.0	3.2	3.5	-	-	-	
I _{DDA}	Standby mode		LSI OFF and IWDG OFF	1.9	2.1	2.2	2.3	2.5	2.6	3.5 ⁽²⁾	3.6	4.6 ⁽²⁾	
JUDA	Supply current in	OFF	Regulator in run mode, all oscillators OFF	1.3	1.3	1.4	1.4	1.5	1.5	-	-	-	
	Stop	V _{DDA} monitoring Of	Regulator in low-power mode, all oscillators OFF	1.3	1.3	1.4	1.4	1.5	1.5	-	-	-	
	Supply current in Standby mode	V _{DD}	LSI ON and IWDG ON	1.7	1.8	1.9	2.0	2.1	2.2	-	-	-	
		current in Standby		LSI OFF and IWDG OFF	1.2	1.2	1.2	1.3	1.3	1.4	-	-	-

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

^{2.} Data based on characterization results and tested in production (using one common test limit for sum of I_{DD} and I_{DDA}).

Table 29. Typical and maximum current consumption from the $\ensuremath{\text{V}_{\text{BAT}}}$ supply

		ter Conditions	Typ @ V _{BAT}				Max ⁽¹⁾					
Symbol	Parameter		= 1.65 V	= 1.8 V	= 2.4 V	= 2.7 V	= 3.3 V	= 3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
RTC domain	LSE & RTC ON; "Xtal mode": lower driving capability; LSEDRV[1:0] = '00'	0.5	0.6	0.7	0.8	1.1	1.2	TBD	TBD	TBD		
IDD_VBAT	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11'	0.8	0.9	1.1	1.2	1.4	1.6	TBD	TBD	TBD	μΑ

^{1.} Data based on characterization results, not tested in production.

Typical current consumption

The MCU is placed under the following conditions:

- $V_{DD}=V_{DDA}=3.3 V$
- All I/O pins are in analog input configuration
- The Flash access time is adjusted to f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f_{PCLK} = f_{HCLK}
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

Table 30. Typical current consumption in Run mode, code with data processing running from Flash

				Ту	/p											
Symbol	Parameter	Conditions	f _{HCLK}	Peripherals enabled	Peripherals disabled	Unit										
			48 MHz	23.5	13.5											
				36 MHz	18.3	10.5										
										32 MHz	16.0	9.6				
					24 MHz	12.3	7.6									
1	Supply current in Run mode from V _{DD}		16 MHz	8.6	5.3	mA										
I _{DD}	supply										8 MHz	4.8	3.1	ША		
			2 MHz	2.1	1.6											
		Running from HSE crystal	1 MHz	1.6	1.3											
		clock 8 MHz, code executing from Flash	500 KHz	1.3	1.2											
			48 MHz	163.3	163.3											
			from Flash	from Flash					36 MHz	124.3	124.3					
									32 MHz	111.9	111.9					
					24 MHz	87.1	87.1									
I _{DDA}	Supply current in Run mode from V _{DDA}						n	ו ר ב	n [n	n	ın	16 MHz	62.5	62.5	μA
DDA	supply															
	Зарргу		4 MHz	2.5	2.5											
			2 MHz	2.5	2.5											
			1 MHz	2.5	2.5											
			500 KHz	2.5	2.5											

Table 31. Typical current consumption in Sleep mode, code running from Flash

				Ту	/p			
Symbol	Parameter	Conditions	f _{HCLK}	Peripherals enabled	Peripherals disabled	Unit		
			48 MHz	14.6	3.5			
			36 MHz	11.1	2.9			
					32 MHz	10.0	2.7	
				24 MHz	7.8	2.2		
	Supply current in Sleep mode from V _{DD}		16 MHz	5.5	1.7	mA		
l _{DD}	supply		8 MHz	3.1	1.2	ША		
			4 MHz	2.2	1.1			
			2 MHz	1.6	1.0			
		Running from	1 MHz	1.4	1.0			
		HSE crystal clock 8 MHz,	500 KHz	1.2	1.0			
		code executing	48 MHz	163.3	163.3			
		from Flash	36 MHz	124.3	124.3			
			32 MHz	111.9	111.9			
			24 MHz	87.1	87.1			
	Supply current in Sleep mode from		1	16 MHz	62.5	62.5	μΑ	
I _{DDA}	V _{DDA} supply		8 MHz	2.5	2.5	μΑ		
	тыд охрр.у		4 MHz	2.5	2.5			
			2 MHz	2.5	2.5			
			1 MHz	2.5	2.5			
			500 kHz	2.5	2.5			

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 51: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 33: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DDIOx} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Table 32. Switching output I/O current consumption

Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f _{SW})	Тур	Unit
			4 MHz	0.07	
		V _{DDIOx} = 3.3 V	8 MHz	0.15	
		C =C _{INT}	16 MHz	0.31	
			24 MHz	0.53	
			48 MHz	0.92	
			4 MHz	0.18	
		V _{DDIOx} = 3.3 V	8 MHz	0.37	
		C _{EXT} = 0 pF	16 MHz	0.76	
		$C = C_{INT} + C_{EXT} + C_{S}$	24 MHz	1.39	
			48 MHz	2.188	
			4 MHz	0.32	
		V _{DDIOx} = 3.3 V	8 MHz	0.64	
		C _{EXT} = 10 pF	16 MHz	1.25	mA
		$C = C_{INT} + C_{EXT} + C_{S}$	24 MHz	2.23	
I _{SW}	I/O current		48 MHz	4.442	
.200	consumption		4 MHz	0.49	
		$V_{DDIOx} = 3.3 V$ $C_{EXT} = 22 pF$	8 MHz	0.94	
		$C = C_{INT} + C_{EXT} + C_{S}$	16 MHz	2.38	
		IIII DAI 0	24 MHz	3.99	
			4 MHz	0.64	
		$V_{DDIOx} = 3.3 \text{ V}$ $C_{EXT} = 33 \text{ pF}$	8 MHz	1.25	
		$C = C_{INT} + C_{EXT} + C_{S}$	16 MHz	3.24	
		2 3	24 MHz	5.02	
		V _{DDIOx} = 3.3 V	4 MHz	0.81	
		$C_{EXT} = 47 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	8 MHz	1.7	
		$C = C_{\text{int}}$	16 MHz	3.67	
		V _{DDIOx} = 2.4 V	4 MHz	0.66	
		$C_{EXT} = 47 \text{ pF}$	8 MHz	1.43	
		$C = C_{INT} + C_{EXT} + C_{S}$			
		C = C _{int}	24 MHz	4.97	

^{1.} $C_S = 7 pF$ (estimated value).

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 33*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in *Table 18: Voltage characteristics*
- The power consumption of the digital part of the on-chip peripherals is given in *Table 33*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 33. Peripheral current consumption

	Peripheral	Typical consumption at 25 °C	Unit
	BusMatrix ⁽¹⁾	2.2	
	CRC	1.6	
	DMA	5.7	
	Flash interface	13.0	
	GPIOA	8.2	
AHB	GPIOB	8.5	μΑ/MHz
	GPIOC	2.3	
	GPIOF	1.2	
	SRAM	0.9	
	TSC	5.0	1
	ALL AHB Peripherals	48.6	



Table 33. Peripheral current consumption (continued)

	Peripheral	Typical consumption at 25 °C	Unit
	APB-Bridge ⁽²⁾	2.8	
	ADC ⁽³⁾	4.1	
	CAN	12.4	
	CEC	1.5	
	CRS	0.8	
	DEBUG (MCU debug feature)	0.1	
	I2C1	3.9	
	PWR	1.3	
	SPI1	8.7	
	SPI2	8.5	
APB	SYSCFG	1.7	μΑ/MHz
AFD	TIM1	14.9	μΑΛΙΝΙΠΖ
	TIM2	15.5	
	TIM3	11.4	
	TIM14 5.3		
	TIM16	6.6	
	TIM17	6.8	
	USART1	17.0	
	USART2	6.7	
	WWDG	1.4	
	ALL APB Peripherals	141.4	

^{1.} The BusMatrix is automatically active when at least one master is ON (CPU, DMA).

6.3.6 Wakeup time from low-power mode

The wakeup times given in *Table 34* are the latency between the event and the execution of the first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wait For Interruption) instruction, 16 CPU cycles

^{2.} The APB Bridge is automatically active when at least one peripheral is ON on the Bus.

The power consumption of the analog part (I_{DDA}) of peripherals such as ADC is not included. Refer to the tables of characteristics in the subsequent sections.

must be added to the following timings due to the interrupt latency in the Cortex M0 architecture.

The SYSCLK clock source setting is kept unchanged after wakeup from Sleep mode. After wakeup from Stop or Standby mode, SYSCLK takes the default setting: HSI 8 MHz.

The wakeup source from Sleep and Stop mode is an EXTI Line configured in event mode. The wakeup source from Standby mode is the WKUP1 pin (PA0).

All timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions* except when explicitly mentioned.

Table 34. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ @Vdd = Vdda		Typ @Vdd = Vdda					Max	Unit
	Farameter	Containons	= 2.0 V	= 2.4 V	= 2.7 V	= 3 V	= 3.3 V	IVICA	Oilit		
t _{WUSTOP} Wakeup from Sto	Wakeup from Stop	Regulator in run mode	3.2	3.1	2.9	2.9	2.8	5			
	mode	Regulator in low power mode	7.0	5.8	5.2	4.9	4.6	9	116		
t _{WUSTANDBY}	Wakeup from Standby mode		60.4	55.6	53.5	52	51	-	μs		
twusleep	Wakeup from Sleep mode			4 SY	SCLK cy	cles		-			



6.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 15: High-speed external clock source AC timing diagram*.

Table 35. High-speed external user clock characteristics

Symbol	Parameter ⁽¹⁾	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency		1	8	32	MHz
V_{HSEH}	OSC_IN input pin high level voltage		0.7 V _{DDIOx}	-	V_{DDIOx}	V
V_{HSEL}	OSC_IN input pin low level voltage		V _{SS}	-	0.3 V _{DDIOx}	
$t_{w(HSEH)} \ t_{w(HSEL)}$	OSC_IN high or low time		15	-	-	ns
$t_{r(HSE)} \ t_{f(HSE)}$	OSC_IN rise or fall time		-	-	20	113

^{1.} Guaranteed by design, not tested in production.




Figure 15. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 16*.

Table 36. Low-speed external user clock characteristics

Symbol	Parameter ⁽¹⁾	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7 V _{DDIOx}	-	V_{DDIOx}	V
V _{LSEL}	OSC32_IN input pin low level voltage		V _{SS}	-	0.3 V _{DDIOx}	V
$\begin{matrix} t_{w(\text{LSEH})} \\ t_{w(\text{LSEL})} \end{matrix}$	OSC32_IN high or low time		450	-	-	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time		-	-	50	113

^{1.} Guaranteed by design, not tested in production.

Figure 16. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 37*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
f _{OSC_IN}	Oscillator frequency	-	4	8	32	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
		During startup ⁽³⁾	-	-	8.5	
		V_{DD} = 3.3 V, Rm = 30 Ω , CL = 10 pF@8 MHz	-	0.4	-	
	I _{DD} HSE current consumption	V_{DD} = 3.3 V, Rm = 45 Ω , CL = 10 pF@8 MHz	-	0.5	-	
I _{DD}		V_{DD} = 3.3 V, Rm = 30 Ω , CL = 5 pF@32 MHz	-	0.8	-	mA
		V_{DD} = 3.3 V, Rm = 30 Ω , CL = 10 pF@32 MHz	-	1	-	
		V_{DD} = 3.3 V, Rm = 30 Ω , CL = 20 pF@32 MHz	-	1.5	-	
9 _m	Oscillator transconductance	Startup	10	-	-	mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 37. HSE oscillator characteristics

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the $t_{\text{SU(HSE)}}$ startup time
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 17*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.






Figure 17. Typical application with an 8 MHz crystal

1. $R_{\mbox{\scriptsize EXT}}$ value depends on the crystal characteristics.



Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 38*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
		LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9	
	LSE ourrent consumption	LSEDRV[1:0]= 01 medium low driving capability	-	-	1	
'DD	I _{DD} LSE current consumption	LSEDRV[1:0] = 10 medium high driving capability	-	-	1.3	μА
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6	
		LSEDRV[1:0]=00 lower driving capability	5	-	-	
	Oscillator	LSEDRV[1:0]= 01 medium low driving capability	8	-	-	μΑ/V
9 _m	transconductance	LSEDRV[1:0] = 10 medium high driving capability	15	-	-	μΑνν
		LSEDRV[1:0]=11 higher driving capability	25	-	-	
t _{SU(LSE)} (3)	Startup time	V _{DD} is stabilized	-	2	-	S

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

^{2.} Guaranteed by design, not tested in production.

^{3.} t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer




Figure 18. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.8 Internal clock source characteristics

The parameters given in *Table 39* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI) RC oscillator

Table 39. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency		-	8	-	MHz
TRIM	HSI user trimming step		-	-	1 ⁽²⁾	%
DuCy _(HSI)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%
		T _A = -40 to 105 °C	-3.8 ⁽³⁾	-	4.6 ⁽³⁾	%
400	Accuracy of the HSI	T _A = -10 to 85 °C	-2.9 ⁽³⁾	-	2.9 ⁽³⁾	%
ACC _{HSI}	oscillator (factory calibrated)	T _A = 0 to 70 °C	-1.3 ⁽³⁾	-	2.2 ⁽³⁾	%
		T _A = 25 °C	-1	-	1	%
t _{su(HSI)}	HSI oscillator startup time		1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI)}	HSI oscillator power consumption		-	80	100 ⁽²⁾	μΑ

- 1. V_{DDA} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 19. HSI oscillator accuracy characterization results MAX - MIN $T_A[^{\circ}C]$ 100 120 -20 0 20 40 60 80 -1% -2% -3% -4% MS30985V3

57


High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Table 40. HSI14 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI14}	Frequency		-	14	-	MHz
TRIM	HSI14 user-trimming step		-	-	1 ⁽²⁾	%
DuCy _(HSI14)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%
	Accuracy of the HSI14 oscillator (factory calibrated)	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-4.2 ⁽³⁾	-	5.1 ⁽³⁾	%
100		T _A = -10 to 85 °C	-3.2 ⁽³⁾	-	3.1 ⁽³⁾	%
ACC _{HSI14}		T _A = 0 to 70 °C	-1.3 ⁽³⁾	-	2.2 ⁽³⁾	%
		T _A = 25 °C	-1	-	1	%
t _{su(HSI14)}	HSI14 oscillator startup time		1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI14)}	HSI14 oscillator power consumption		-	100	150 ⁽²⁾	μΑ

- 1. V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 20. HSI14 oscillator accuracy characterization results




High-speed internal 48 MHz (HSI48) RC oscillator

Table 41. HSI48 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	Frequency		-	48	-	MHz
TRIM	HSI48 user-trimming step		0.09 ⁽²⁾	0.14	0.2 ⁽²⁾	%
DuCy _(HSI48)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%
	Accuracy of the HSI48 oscillator (factory calibrated)	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-4.9 ⁽³⁾	-	4.7 ⁽³⁾	%
ACC		T _A = -10 to 85 °C	-4.1 ⁽³⁾	-	3.7 ⁽³⁾	%
ACC _{HSI48}		T _A = 0 to 70 °C	-3.8 ⁽³⁾	-	3.4 ⁽³⁾	%
		T _A = 25 °C	-2.8	-	2.9	%
t _{su(HSI48)}	HSI48 oscillator startup time		-	-	6 ⁽²⁾	μs
I _{DDA(HSI48)}	HSI48 oscillator power consumption		-	312	350 ⁽²⁾	μА

- 1. V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 21. HSI48 oscillator accuracy characterization results



Low-speed internal (LSI) RC oscillator

Table 42. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DDA(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μΑ

^{1.} V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.

6.3.9 PLL characteristics

The parameters given in *Table 43* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 43. PLL characteristics

Symbol	Parameter		Unit		
	Farameter	Min	Тур	Max	Oill
f	PLL input clock ⁽¹⁾	1 ⁽²⁾	8.0	24 ⁽²⁾	MHz
f _{PLL_IN}	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	48	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter _{PLL}	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

^{1.} Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by $f_{\text{PLL OUT}}$.

^{2.} Guaranteed by design, not tested in production.

^{2.} Guaranteed by design, not tested in production.

6.3.10 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.

Table 44. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	40	53.5	60	μs
t _{ERASE}	Page (2 KB) erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
t _{ME}	Mass erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
	Supply ourrent	Write mode	-	-	10	mA
DD	I _{DD} Supply current	Erase mode	-	-	12	mA
V _{prog}	Programming voltage	-	2	-	3.6	V

^{1.} Guaranteed by design, not tested in production.

Table 45. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 85 °C	30	Years
		1 kcycle ⁽²⁾ at T _A = 105 °C	10	
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	

^{1.} Data based on characterization results, not tested in production.

6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 46*. They are based on the EMS levels and classes defined in application note AN1709.



^{2.} Cycling performed over the whole temperature range.

	10.010 101 =0 0110		
Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$\begin{split} V_{DD} = 3.3 \text{ V, LQFP48,} \\ T_{A} = +25 \text{ °C,} \\ f_{HCLK} = 48 \text{ MHz,} \\ \text{conforming to IEC 61000-4-2} \end{split}$	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$\begin{split} V_{DD} = 3.3 \text{ V, LQFP48,} \\ T_{A} = +25 \text{ °C,} \\ f_{HCLK} = 48 \text{ MHz,} \\ \text{conforming to IEC 61000-4-4} \end{split}$	4B

Table 46. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.



Max vs. [f_{HSE}/f_{HCLK}] Monitored **Symbol Parameter Conditions** Unit frequency band 8/48 MHz 0.1 to 30 MHz $V_{DD} = 3.6 \text{ V}, T_A = 25 \text{ °C},$ 30 to 130 MHz 2823 dBµV LQFP48 package Peak level S_{EMI} compliant with IEC 130 MHz to 1GHz 2314 61967-2 SAE EMI Level 4

Table 47. EMI characteristics

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

			•		
Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to JESD22-A114	2	2000	
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1	II	500	V

Table 48. ESD absolute maximum ratings

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 49. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A



^{1.} Data based on characterization results, not tested in production.

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOX} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 50.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Symbol	Description		tional ptibility	Unit
Symbol	Description	Negative injection	Positive injection	Oilit
	Injected current on PF1 pin	0	NA	
I _{INJ}	Injected current on PA11 and PA12 pins with induced leakage current on adjacent pins less than -1 mA	-5	NA	mA
	Injected current on all other FT and FTf pins	-5	NA	
	Injected current on all other TTa, TC and RST pins	-5	+5	

Table 50. I/O current injection susceptibility

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under the conditions summarized in *Table 21: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		TC and TTa I/O	-	-	0.3 V _{DDIOx} +0.07 ⁽¹⁾	
V _{IL}	Low level input voltage	FT and FTf I/O	-	-	0.475 V _{DDIOx} -0.2 ⁽¹⁾	V
vollage		All I/Os	-	-	0.3 V _{DDIOx}	

Table 51. I/O static characteristics

Table 51. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		TC and TTa I/O	0.445 V _{DDIOx} +0.398 ⁽¹⁾	-	-	
V _{IH}	High level input voltage	FT and FTf I/O	0.5 V _{DDIOx} +0.2 ⁽¹⁾	-	-	٧
		All I/Os	0.7 V _{DDIOx}	-	-	
V.	Schmitt trigger	TC and TTa I/O	-	200 ⁽¹⁾	-	mV
V _{hys}	hysteresis	FT and FTf I/O	-	100 ⁽¹⁾	-	IIIV
		TC, FT and FTf I/O TTa in digital mode $V_{SS} \leq V_{IN} \leq V_{DDIOx}$	-	-	± 0.1	
I _{lkg}	Input leakage current ⁽²⁾		-	-	1	μΑ
	Current	TTa in analog mode $V_{SS} \le V_{IN} \le V_{DDA}$	-	1	± 0.2	
		FT and FTf I/O $^{(3)}$ $V_{DDIOx} \le V_{IN} \le 5 V$	-	ı	10	
R _{PU}	Weak pull-up equivalent resistor	$V_{IN} = V_{SS}$	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁴⁾	$V_{IN} = V_{DDIOx}$	25	40	55	kΩ
C _{IO}	I/O pin capacitance		-	5	-	pF

^{1.} Data based on design simulation only. Not tested in production.

The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 50: I/O current injection susceptibility.

^{3.} To sustain a voltage higher than V_{DDIOX} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

^{4.} Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in Figure 22 for standard I/Os, and in Figure 23 for 5 V tolerant I/Os.






Figure 22. TC and TTa I/O input characteristics





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DDIOx}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 18: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 18: Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Table 52. Output voltage characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	.,
V _{OH}	Output high level voltage for an I/O pin	$ I_{IO} = 8 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	V _{DDIOx} -0.4	-	V
V _{OL}	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH}	Output high level voltage for an I/O pin	$ I_{IO} = 8 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	2.4	-	V
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 20 mA	-	1.3	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$V_{\rm DDIOx} \ge 2.7 \text{ V}$	V _{DDIOx} -1.3	-	, v
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 6 mA	-	0.4	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$V_{DDIOx} \ge 2 V$	V _{DDIOx} -0.4	-]
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	II 1 = 4 m A	-	0.4	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = 4 mA	V _{DDIOx} -0.4	-	V
V _{OLFM+} ⁽⁴⁾	Output low level voltage for an FTf I/O pin in FM+ mode	$ I_{IO} = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	V
	I WI HIOGE	I _{IO} = 10 mA	-	0.4	V

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 18: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Data based on characterization results. Not tested in production.

^{4.} Data based on design simulation only. Not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 24* and *Table 53*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 53. I/O AC characteristics⁽¹⁾⁽²⁾

OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	2	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$		125	ns
x0	t _{r(IO)out}	Output rise time		-	125	1115
χυ	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	1	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} < 2 \text{ V}$	-	125	ns
	t _{r(IO)out}	Output rise time		-	125	1115
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	10	MHz
	t _{f(IO)out}	Output fall time	C _L = 50 pF, V _{DDIOx} ≥ 2 V	-	25	no
01	t _{r(IO)out}	Output rise time	-		25	ns
01	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	4	MHz
	t _{f(IO)out}	Output fall time			62.5	ns
	t _{r(IO)out}	Output rise time			62.5	1115
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	50	
	f	Maximum frequency ⁽³⁾	C_L = 50 pF, $V_{DDIOx} \ge 2.7 \text{ V}$	-	30	MHz
	f _{max(IO)out}	iwaximum nequency.	$C_L = 50 \text{ pF}, 2 \text{ V} \le \text{V}_{DDIOx} < 2.7 \text{ V}$		20	IVIIIZ
			C _L = 50 pF, V _{DDIOx} < 2 V	-	10	
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5	
11	+	Output fall time	C_L = 50 pF, $V_{DDIOX} \ge 2.7 \text{ V}$	-	8	
''	t _{f(IO)out}	Output fail time	$C_L = 50 \text{ pF}, 2 \text{ V} \le V_{DDIOX} < 2.7 \text{ V}$	-	12	
			C _L = 50 pF, V _{DDIOx} < 2 V	-	25	ne l
			C_L = 30 pF, $V_{DDIOx} \ge 2.7 \text{ V}$	-	5	ns
	t	Output rise time	C_L = 50 pF, $V_{DDIOx} \ge 2.7 \text{ V}$	-	8	
	t _{r(IO)out}	Output rise time	C_L = 50 pF, 2 V \leq V _{DDIOX} $<$ 2.7 V	-	12	
			C _L = 50 pF, V _{DDIOx} < 2 V	-	25	



OSPEEDRy [1:0] value ⁽¹⁾			Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽³⁾			2	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$	-	12	ne
FM+	t _{r(IO)out}	Output rise time]		34	ns
configuration (4)	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	0.5	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} < 2 \text{ V}$	-	16	ne
	t _{r(IO)out}	Output rise time			44	ns
	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller		10	-	ns

Table 53. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

- The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a description of GPIO Port configuration register.
- 2. Guaranteed by design, not tested in production.
- 3. The maximum frequency is defined in Figure 24.
- When FM+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of FM+ I/O configuration.




Figure 24. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 54. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage		-	-	0.3 V _{DD} +0.07 ⁽¹⁾	V
V _{IH(NRST)}	NRST input high level voltage		0.445 V _{DD} +0.398 ⁽¹⁾	-	-	V



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis		-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse		-	-	100 ⁽¹⁾	ns
V	NPST input not filtered pulse	2.7 < V _{DD} < 3.6	300 ⁽¹⁾	-	-	ns
V _{NF(NRST)}	NRST input not filtered pulse	2.0 < V _{DD} < 3.6	500 ⁽¹⁾	-	-	113

Table 54. NRST pin characteristics (continued)

- 1. Data based on design simulation only. Not tested in production.
- 2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 25. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 54: NRST pin characteristics*. Otherwise the reset will not be taken into account by the device.

6.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 55* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 21: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 55. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage for ADC ON		2.4	-	3.6	V
I _{DDA (ADC)}	Current consumption of the ADC ⁽¹⁾	V _{DD} = V _{DDA} = 3.3 V	-	0.9	-	mA
f _{ADC}	ADC clock frequency		0.6	-	14	MHz
f _S ⁽²⁾	Sampling rate		0.05	-	1	MHz



STM32F042xx **Electrical characteristics**


Table 55. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
£ (2)	External trigger fraguency	f _{ADC} = 14 MHz	-	-	823	kHz
f _{TRIG} ⁽²⁾	External trigger frequency		-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range		0	-	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1 and Table 56 for details	-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance		-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor		-	-	8	pF
t _{CAL} ⁽²⁾	Calibration time	f _{ADC} = 14 MHz	5.9			μs
CAL`	Cambration time			83		1/f _{ADC}
	ADC_DR register write latency	ADC clock = HSI14	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	
W _{LATENCY} ⁽²⁾		ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$	0.196			μs
	Trigger conversion latency	f _{ADC} = f _{PCLK} /2	5.5			1/f _{PCLK}
t _{latr} (2)		$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$	0.219			μs
		$f_{ADC} = f_{PCLK}/4$	10.5			1/f _{PCLK}
		f _{ADC} = f _{HSI14} = 14 MHz	0.188	-	0.259	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI14}	-	1	-	1/f _{HSI14}
t _S (2)	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs
us` /	Sampling time		1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time		0	0	1	μs
(0)	Total conversion time	f _{ADC} = 14 MHz	1	-	18	μs
t _{CONV} ⁽²⁾	(including sampling time)		14 to 252 (t _S for sampling +12.5 for successive approximation)			1/f _{ADC}

^{1.} During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μA on I_{DDA} and 60 μA on I_{DD} should be taken into account.

2. Guaranteed by design, not tested in production.

$$\begin{aligned} & \textbf{Equation 1: R_{AIN}} \underset{T_{S}}{\text{max formula}} \\ & R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times In(2^{N+2})} - R_{ADC} \end{aligned}$$



The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

AIN ADC						
T _s (cycles)	t _S (μs)	R_{AIN} max $(k\Omega)^{(1)}$				
1.5	0.11	0.4				
7.5	0.54	5.9				
13.5	0.96	11.4				
28.5	2.04	25.2				
41.5	2.96	37.2				
55.5	3.96	50				
71.5	5.11	NA				
239.5	17.1	NA				

Table 56. R_{AIN} max for f_{ADC} = 14 MHz

^{1.} Guaranteed by design, not tested in production.

Table 57. ADC accuracy ⁽¹⁾⁽²⁾⁽³
--

Symbol	Parameter	Test conditions	Тур	Max ⁽⁴⁾	Unit
ET	Total unadjusted error		±1.3	±2	
EO	Offset error	f _{PCLK} = 48 MHz,	±1	±1.5	
EG	Gain error	f_{ADC} = 14 MHz, R _{AIN} < 10 kΩ V _{DDA} = 3 V to 3.6 V	±0.5	±1.5	LSB
ED	Differential linearity error	$T_A = 25 ^{\circ}C$	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error	f _{PCLK} = 48 MHz, f _{ADC} = 14 MHz, R _{AIN} < 10 kΩ V _{DDA} = 2.7 V to 3.6 V	±3.3	±4	
EO	Offset error		±1.9	±2.8	
EG	Gain error		±2.8	±3	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 \text{ °C}$	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f _{PCLK} = 48 MHz,	±1.9	±2.8	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 k Ω V_{DDA} = 2.4 V to 3.6 V T_{A} = 25 °C	±2.8	±3	LSB
ED	Differential linearity error		±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

^{1.} ADC DC accuracy values are measured after internal calibration.

- 3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.



^{2.} ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in *Section 6.3.14* does not affect the ADC accuracy.





Figure 26. ADC accuracy characteristics

Figure 27. Typical connection diagram using the ADC



- 1. Refer to Table 55: ADC characteristics for the values of RAIN, RADC and CADC.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 13: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.17 Temperature sensor characteristics

Table 58. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	± 1	± 2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₃₀	Voltage at 30 °C (± 5 °C) ⁽²⁾	1.34	1.43	1.52	V
t _{START} ⁽¹⁾	Startup time	4	-	10	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	4	-	-	μs

^{1.} Guaranteed by design, not tested in production.

6.3.18 V_{BAT} monitoring characteristics

Table 59. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	50	-	kΩ
Q	Ratio on V _{BAT} measurement	-	2	-	
Er ⁽¹⁾	Error on Q	-1	-	+1	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the V _{BAT}	4	-	-	μs

^{1.} Guaranteed by design, not tested in production.

6.3.19 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 60. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t(TIM)	Timer resolution time		1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 48 MHz	20.8	-	ns
feve	Timer external clock		0	f _{TIMxCLK} /2	MHz
f _{EXT} frequency on C	frequency on CH1 to CH4	f _{TIMxCLK} = 48 MHz	0	24	MHz
Res _{TIM}	Timer resolution	TIMx (except TIM2)	-	16	bit
11101		TIM2	-	32	



^{2.} Measured at V_{DDA} = 3.3 V \pm 10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 3: Temperature sensor calibration values.

	rable of this orial action (continued)									
Symbol	Parameter	Conditions	Min	Max	Unit					
t _{COUNTER}	16-bit counter clock period		1	65536	t _{TIMxCLK}					
		f _{TIMxCLK} = 48 MHz	0.0208	1365	μs					
t _{MAX_COUNT}	Maximum possible count with 32-bit counter		1	65536 × 65536	t _{TIMxCLK}					
		f _{TIMYCLK} = 48 MHz	-	89.48	S					

Table 60. TIMx⁽¹⁾ characteristics (continued)

TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM6, TIM14, TIM15, TIM16 and TIM17

Table 61. IWDG min/max timeout period at 40 kHz (LSI)(1)							
divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit			
	0	0.1	409.6				
	1	0.2	819.2				
	2	0.4	1638.4				
	3	0.8	3276.8	ms			
	4	1.6	6553.6				
	5	3.2	13107.2				
	6 or 7	6.4	26214.4				

These timings are given for a 40 kHz clock but the microcontroller's internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0853	5.4613	
2	1	0.1706	10.9226	me
4	2	0.3413	21.8453	ms
8	3	0.6826	43.6906	

Table 62. WWDG min/max timeout value at 48 MHz (PCLK)

Communication interfaces 6.3.20

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to Reference manual).

DocID025832 Rev 1 86/110



The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C I/Os embed an analog filter. Refer to the table below for the analog filter characteristics :

Table 63. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below $t_{\text{AF}(\text{min})}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 64* for SPI or in *Table 65* for I²S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 21: General operating conditions*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 64. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	-	18	MHz
1/t _{c(SCK)}	SFI Clock frequency	Slave mode	-	18	IVITZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 15 pF	-	6	ns
t _{su(NSS)}	NSS setup time	Slave mode	4Tpclk	-	
t _{h(NSS)}	NSS hold time	Slave mode	2Tpclk + 10	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1	
t _{su(MI)}	Data input setup time	Master mode	4	-	
t _{su(SI)}		Slave mode	5	-	
t _{h(MI)}	Data input hald time	Master mode	4	-	
t _{h(SI)}	Data input hold time	Slave mode	5	-	ns
t _{a(SO)} (2)	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	3Tpclk	
t _{dis(SO)} (3)	Data output disable time	Slave mode	0	18	
t _{v(SO)}	Data output valid time	Slave mode (after enable edge)	-	22.5	
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	6	
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	11.5	-	
t _{h(MO)}	Data output hold time	Master mode (after enable edge)	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%

^{1.} Data based on characterization results, not tested in production.

^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z






Figure 28. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: 0.3 $V_{\rm DD}$ and 0.7 $V_{\rm DD}$.




Figure 30. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}$

Table 65. I²S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{CK} 1/t _{c(CK)}	I ² S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	1.597	1.601	MHz
^{1/L} c(CK)	I/C(CK)	Slave mode	0	6.5	
t _{r(CK)}	I ² S clock rise time	Capacitive load C _L = 15 pF	-	10	
t _{f(CK)}	I ² S clock fall time		-	12	
t _{w(CKH)}	I2S clock high time	Master f _{PCLK} = 16 MHz, audio frequency = 48 kHz	306	-	
t _{w(CKL)}	I2S clock low time		312	-	ns
t _{v(WS)}	WS valid time	Master mode	2	-	
t _{h(WS)}	WS hold time	Master mode	2	-	
t _{su(WS)}	WS setup time	Slave mode	7	-	
t _{h(WS)}	WS hold time	Slave mode	0	-	1
DuCy(SCK)	I2S slave input clock duty cycle	Slave mode	25	75	%

Symbol	Parameter	Conditions	Min	Max	Unit
t _{su(SD_MR)}	Data input setup time	Master receiver	6	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	2	-	
t _{h(SD_MR)} ⁽²⁾	Data input hold time	Master receiver	4	-	
t _{h(SD_SR)} (2)	Data input hold time	Slave receiver	0.5	-	ns
t _{v(SD_ST)} ⁽²⁾	Data output valid time	Slave transmitter (after enable edge)	-	20	115
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	13	-	
t _{v(SD_MT)} ⁽²⁾	Data output valid time	Master transmitter (after enable edge)	-	4	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	0	-	

Table 65. I²S characteristics⁽¹⁾ (continued)

- 1. Data based on design simulation and/or characterization results, not tested in production.
- 2. Depends on f_{PCLK} . For example, if f_{PCLK} = 8 MHz, then T_{PCLK} = 1/ f_{PLCLK} = 125 ns.




Figure 31. I2S slave timing diagram (Philips protocol)

- 1. Measurement points are done at CMOS levels: 0.3 × V_{DDIOx} and 0.7 × V_{DDIOx} .
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 32. I2S master timing diagram (Philips protocol)

- 1. Data based on characterization results, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

7 Package characteristics

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.




Figure 33. LQFP48 - 7 mm x 7 mm, 48 pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 66. LQFP48 – 7 mm x 7 mm low-profile quad flat package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
А		-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106



Table 66. LQFP48 - 7 mm x 7 mm low-profile quad flat package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031
K	0°	3.5°	7°	0°	3.5°	7°

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

◆ 0.50 1.20 0.30 7.30 9.70 5.80 9.70 ai14911d

Figure 34. LQFP48 recommended footprint

1. Dimensions are in millimeters.

DocID025832 Rev 1 94/110




Figure 35. UFQFPN48 – 7 mm x 7 mm, 0.5 mm pitch, package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

0.0197

е

inches⁽¹⁾ millimeters **Symbol** Min Max Min Тур Max Typ 0.500 0.550 0.600 0.0197 0.0217 0.0236 Α1 0.000 0.020 0.050 0.0000 0.0008 0.0020 D 6.900 7.000 7.100 0.2717 0.2756 0.2795 Ε 7.000 7.100 0.2717 6.900 0.2756 0.2795 D2 5.500 5.600 5.700 0.2165 0.2205 0.2244 E2 0.2205 5.500 5.600 5.700 0.2165 0.2244 L 0.300 0.400 0.500 0.0118 0.0157 0.0197 Т 0.152 0.0060 0.250 b 0.200 0.300 0.0079 0.0118 0.0098

Table 67. UFQFPN48 - 7 mm x 7 mm, 0.5 mm pitch, package mechanical data

0.500




Figure 36. UFQFPN48 recommended footprint

- 1. Dimensions are in millimeters.
- 1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.



^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 37. WLCSP36 - 0.4 mm pitch, package outline

1. Drawing is not to scale.

Table 68. WLCSP36, 0.4 mm pitch, package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.555	0.525	0.585	0.0219	0.0207	0.0230
A1	0.175	-	-	0.0069	-	-
A2	0.380	-	-	0.0150	-	-
A3 ⁽²⁾	0.025	-	-	0.0010	-	-
b ⁽³⁾	0.250	0.220	0.280	0.0098	0.0087	0.0110
D	2.605	2.570	2.640	0.1026	0.1012	0.1039
E	2.703	2.668	2.738	0.1064	0.1050	0.1078
е	0.400	-	-	0.0157	-	-
e1	2.000	-	-	0.0787	-	-
e2	2.000	-	-	0.0787	-	-
F	0.3025	-	-	0.0119	-	-
G	0.2825	-	-	0.0111	-	-
ccc	0.100	-	-	0.0039	-	-
ddd	0.050	-	-	0.0020	-	-
eee	0.050	-	-	0.0020	-	-

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

^{2.} Back side coating

^{3.} Dimension is measured at the maximum bump diameter parallel to primary datum Z.




Figure 38. LQFP32 – 7 mm x 7 mm 32-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 69. LQFP32 - 7 mm x 7 mm 32-pin low-profile quad flat package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622

Table 69. LQFP32 - 7 mm x 7 mm 32-pin low-profile quad flat package mechanical data

Cumbal		millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3	-	5.600	-	-	0.2205	-	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.600	-	-	0.2205	-	
е	-	0.800	-	-	0.0315	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°	
ccc	-	-	0.100	-	-	0.0039	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

9.70

9.70

9.70

9.70

9.70

5V_FP_V2

Figure 39. LQFP32 recommended footprint

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.




Figure 40. UFQFPN32 - 5 x 5 mm, 32-lead ultra thin fine pitch quad flat no-lead package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. This pad is used for the device ground and must be connected. It is referred to as pin 0 in Table 12: Legend/abbreviations used in the pinout table.

Table 70. UFQFPN32 – 5 x 5 mm, 32-lead ultra thin fine pitch quad flat no-lead package mechanical data

Dim.		millimeters			inches ⁽¹⁾	
Dilli.	Min	Тур	Max	Min	Тур	Max
А	0.5	0.55	0.6	0.0197	0.0217	0.0236
A1	0.00	0.02	0.05	0	0.0008	0.0020
A3	-	0.152	-	-	0.006	-
b	0.18	0.23	0.28	0.0071	0.0091	0.0110
D	4.90	5.00	5.10	0.1929	0.1969	0.2008
D2	-	3.50	-	-	0.1378	-
E	4.90	5.00	5.10	0.1929	0.1969	0.2008
E2	3.40	3.50	3.60	0.1339	0.1378	0.1417
е	-	0.500	-	-	0.0197	-
L	0.30	0.40	0.50	0.0118	0.0157	0.0197
ddd		0.08			0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 41. UFQFPN32 recommended footprint

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.




Figure 42. UFQFPN28 - 4 x 4 mm, 28-lead ultra thin fine pitch quad flat no-lead package outline

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.
- 3. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.

Table 71. UFQFPN28 – 4 x 4 mm, 28-lead ultra thin fine pitch quad flat no-lead package mechanical data

Coursele el	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.5	0.55	0.6	0.0197	0.0217	0.0236
A1	-0.05	0	0.05	-0.002	0	0.002
D	3.9	4	4.1	0.1535	0.1575	0.1614
D1	2.9	3	3.1	0.1142	0.1181	0.122
E	3.9	4	4.1	0.1535	0.1575	0.1614
E1	2.9	3	3.1	0.1142	0.1181	0.122
L	0.3	0.4	0.5	0.0118	0.0157	0.0197
L1	0.25	0.35	0.45	0.0098	0.0138	0.0177
Т	-	0.152	-	-	0.006	-
b	0.2	0.25	0.3	0.0079	0.0098	0.0118
е	-	0.5	-	-	0.0197	-

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 43. UFQFPN28 recommended footprint

- 1. Dimensions are in millimeters
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.

57




Figure 44. TSSOP20 - 20-pin thin shrink small outline

1. Drawing is not to scale.

Table 72. TSSOP20 - 20-pin thin shrink small outline package mechanical data

Cymbal		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	
А		-	1.2	-	-	0.0472
A1	0.05	-	0.15	0.002	-	0.0059
A2	0.8	1	1.05	0.0315	0.0394	0.0413
b	0.19		0.3	0.0075	-	0.0118
С	0.09		0.2	0.0035	-	0.0079
D ⁽²⁾	6.4	6.5	6.6	0.252	0.2559	0.2598
E	6.2	6.4	6.6	0.2441	0.252	0.2598
E1 ⁽³⁾	4.3	4.4	4.5	0.1693	0.1732	0.1772
е	-	0.65	-	=	0.0256	-
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1	-	1	-	-	0.0394	-
k	0.0°	-	8.0°	0.0°	-	8.0°
aaa	-	-	0.1	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

^{3.} Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side



Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.




Figure 45. TSSOP20 recommended footprint

1. Dimensions are in millimeters



7.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 21: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP48 - 7 mm x 7 mm	55	
	Thermal resistance junction-ambient UFQFPN48 - 7 mm x 7 mm	33	
	Thermal resistance junction-ambient WLCSP36 die 445	64	
Θ_{JA}	Thermal resistance junction-ambient LQFP32 - 7 mm x 7 mm	57	°C/W
	Thermal resistance junction-ambient UFQFPN32 - 5 mm x 5 mm	38	
	Thermal resistance junction-ambient UFQFPN28 - 4 mm x 4 mm	118	
	Thermal resistance junction-ambient TSSOP20 - 6.5 mm x 6.4 mm	76	

Table 73. Package thermal characteristics


7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

Part numbering STM32F042xx

8 Part numbering

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.



STM32F042xx Revision history

9 Revision history

Table 75. Document revision history

Date	Revision	Changes
25-Feb-2014	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

